index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
/
r9a06g032-clocks.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-06-06
clk: renesas: r9a06g032: Fix UART clkgrp bitsel
Ralph Siemsen
1
-4
/
+4
2022-06-06
clk: renesas: r9a06g032: Drop some unused fields
Ralph Siemsen
1
-13
/
+11
2022-05-29
Merge tag 'dmaengine-5.19-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...
Linus Torvalds
1
-1
/
+39
2022-05-19
clk: renesas: r9a06g032: Probe possible children
Miquel Raynal
1
-0
/
+5
2022-05-19
clk: renesas: r9a06g032: Export function to set dmamux
Miquel Raynal
1
-1
/
+34
2022-04-28
clk: renesas: r9a06g032: Fix the RTC hclock description
Miquel Raynal
1
-1
/
+1
2021-05-11
clk: renesas: r9a06g032: Switch to .determine_rate()
Geert Uytterhoeven
1
-12
/
+13
2021-03-30
clk: renesas: Zero init clk_init_data
Geert Uytterhoeven
1
-4
/
+4
2021-03-24
clk: renesas: Couple of spelling fixes
Bhaskar Chowdhury
1
-2
/
+2
2020-12-07
clk: renesas: r9a06g032: Drop __packed for portability
Geert Uytterhoeven
1
-1
/
+1
2020-04-14
clk: renesas: r9a06g032: Fix some typo in comments
Christophe JAILLET
1
-3
/
+3
2019-08-23
clk: renesas: r9a06g032: Set GENPD_FLAG_ALWAYS_ON for clock domain
Geert Uytterhoeven
1
-1
/
+2
2019-06-04
clk: renesas: r9a06g032: Add clock domain support
Gareth Williams
1
-69
/
+158
2019-05-15
clk: Remove io.h from clk-provider.h
Stephen Boyd
1
-0
/
+1
2019-04-02
clk: renesas: r9a06g032: Add missing PCI USB clock
Gareth Williams
1
-0
/
+1
2018-12-10
clk: renesas: Remove usage of CLK_IS_BASIC
Stephen Boyd
1
-4
/
+4
2018-09-11
clk: renesas: r9a06g032: Fix UART34567 clock rate
Phil Edworthy
1
-1
/
+2
2018-06-25
clk: renesas: Renesas R9A06G032 clock driver
Michel Pollet
1
-0
/
+893