summaryrefslogtreecommitdiffstats
path: root/drivers/clk/imx/clk.h
AgeCommit message (Expand)AuthorFilesLines
2022-03-04clk: imx: support fracn gppllPeng Fan1-0/+21
2022-03-04clk: imx: add i.MX93 composite clkPeng Fan1-0/+9
2021-11-05clk: imx8m: Do not set IMX_COMPOSITE_CORE for non-regular compositesAlexander Stein1-2/+2
2021-09-30clk: imx: Update the pfdv2 for 8ulp specific supportJacky Bai1-2/+7
2021-09-30clk: imx: Update the compsite driver to support imx8ulpJacky Bai1-0/+6
2021-09-30clk: imx: Update the pllv4 to support imx8ulpJacky Bai1-2/+7
2021-09-30clk: imx: Rework imx_clk_hw_pll14xx wrapperAbel Vesa1-7/+3
2021-09-30clk: imx: Rework all imx_clk_hw_composite wrappersAbel Vesa1-30/+34
2021-09-30clk: imx: Rework all clk_hw_register_divider wrappersAbel Vesa1-18/+11
2021-09-30clk: imx: Rework all clk_hw_register_mux wrappersAbel Vesa1-46/+22
2021-09-30clk: imx: Rework all clk_hw_register_gate2 wrappersAbel Vesa1-51/+26
2021-09-17clk: imx: Rework all clk_hw_register_gate wrappersAbel Vesa1-41/+23
2021-09-17clk: imx: Make mux/mux2 clk based helpers use clk_hw based onesAbel Vesa1-20/+6
2021-09-17clk: imx: Remove unused helpersAbel Vesa1-103/+0
2021-08-24clk: imx8m: fix clock tree update of TF-A managed clocksAhmad Fatoum1-2/+14
2021-04-04clk: imx: Fix reparenting of UARTs not associated with stdoutAdam Ford1-2/+2
2020-12-21Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds1-15/+12
2020-11-04clk: imx8m: fix bus critical clk registrationPeng Fan1-0/+5
2020-11-03clk: imx: gate2: Add cgr_mask for more flexible number of control bitsAbel Vesa1-12/+12
2020-11-03clk: imx: gate2: Remove the IMX_CLK_GATE2_SINGLE_BIT special caseAbel Vesa1-4/+1
2020-08-22clk: imx: Explicitly include bits.hAnson Huang1-0/+1
2020-08-22clk: imx: Support building i.MX common clock driver as moduleAnson Huang1-0/+6
2020-05-21clk: imx: add imx8m_clk_hw_composite_busPeng Fan1-0/+7
2020-04-29clk: imx: Add helpers for passing the device as argumentAbel Vesa1-0/+29
2020-04-29clk: imx: pll14xx: Add the device as argument when registeringAbel Vesa1-3/+10
2020-04-29clk: imx: gate2: Allow single bit gating clockAbel Vesa1-0/+13
2020-02-14clk: imx: composite-8m: add imx8m_clk_hw_composite_corePeng Fan1-2/+11
2020-01-12clk: imx: gate4: Switch imx_clk_gate4_flags() to clk_hw based APIAnson Huang1-2/+5
2019-12-23clk: imx: gate3: Switch to clk_hw based APIPeng Fan1-2/+5
2019-12-23clk: imx: add hw API imx_clk_hw_mux2_flagsPeng Fan1-0/+10
2019-12-23clk: imx: add imx_unregister_hw_clocksPeng Fan1-0/+1
2019-12-23clk: imx: clk-composite-8m: Switch to clk_hw based APIPeng Fan1-7/+22
2019-12-23clk: imx: clk-pll14xx: Switch to clk_hw based APIPeng Fan1-0/+7
2019-12-11clk: imx: Rename the imx_clk_divider_gate to imply it's clk_hw basedAbel Vesa1-1/+1
2019-12-11clk: imx: Rename the imx_clk_pfdv2 to imply it's clk_hw basedAbel Vesa1-1/+1
2019-12-11clk: imx: Rename the imx_clk_pllv4 to imply it's clk_hw basedAbel Vesa1-1/+1
2019-12-11clk: imx: Rename sccg and frac pll register to suggest clk_hwAbel Vesa1-2/+10
2019-12-11clk: imx: imx7ulp composite: Rename to show is clk_hw basedAbel Vesa1-1/+1
2019-12-11clk: imx: pllv2: Switch to clk_hw based APIAbel Vesa1-1/+4
2019-12-11clk: imx: pllv1: Switch to clk_hw based APIAbel Vesa1-1/+4
2019-12-11clk: imx: Replace all the clk based helpers with macrosAbel Vesa1-27/+12
2019-12-11clk: imx: Rename the SCCG to SSCGAbel Vesa1-2/+2
2019-12-11clk: imx: Add correct failure handling for clk based helpersAbel Vesa1-15/+22
2019-12-09clk: imx: Mark dram pll on 8mm and 8mn with CLK_GET_RATE_NOCACHELeonard Crestez1-0/+1
2019-10-06clk: imx8mm: Move 1443X/1416X PLL clock structure to common placeAnson Huang1-0/+3
2019-08-03clk: imx: Remove unused function statementAnson Huang1-1/+0
2019-08-03clk: imx: Remove unused clk based APIAbel Vesa1-24/+0
2019-08-03clk: imx: Add API for clk unregister when driver probe failAnson Huang1-0/+1
2019-08-03clk: imx8mm: Make 1416X/1443X PLL macro definitions common for usageAnson Huang1-0/+17
2019-06-07clk: imx: Switch wrappers to clk_hw based APIAbel Vesa1-26/+65