summaryrefslogtreecommitdiffstats
path: root/tools/perf/pmu-events/arch/arm64/cortex-a53/pipeline.json
blob: 3149fb90555a37a2c81f9bb4b2d8d6041f0046b2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
[
  {,
    "EventCode": "0xC7",
    "EventName": "STALL_SB_FULL",
    "BriefDescription": "Data Write operation that stalls the pipeline because the store buffer is full"
  },
  {,
    "EventCode": "0xE0",
    "EventName": "OTHER_IQ_DEP_STALL",
    "BriefDescription": "Cycles that the DPU IQ is empty and that is not because of a recent micro-TLB miss, instruction cache miss or pre-decode error"
  },
  {,
    "EventCode": "0xE1",
    "EventName": "IC_DEP_STALL",
    "BriefDescription": "Cycles the DPU IQ is empty and there is an instruction cache miss being processed"
  },
  {,
    "EventCode": "0xE2",
    "EventName": "IUTLB_DEP_STALL",
    "BriefDescription": "Cycles the DPU IQ is empty and there is an instruction micro-TLB miss being processed"
  },
  {,
    "EventCode": "0xE3",
    "EventName": "DECODE_DEP_STALL",
    "BriefDescription": "Cycles the DPU IQ is empty and there is a pre-decode error being processed"
  },
  {,
    "EventCode": "0xE4",
    "EventName": "OTHER_INTERLOCK_STALL",
    "BriefDescription": "Cycles there is an interlock other than  Advanced SIMD/Floating-point instructions or load/store instruction"
  },
  {,
    "EventCode": "0xE5",
    "EventName": "AGU_DEP_STALL",
    "BriefDescription": "Cycles there is an interlock for a load/store instruction waiting for data to calculate the address in the AGU"
  },
  {,
    "EventCode": "0xE6",
    "EventName": "SIMD_DEP_STALL",
    "BriefDescription": "Cycles there is an interlock for an Advanced SIMD/Floating-point operation."
  },
  {,
    "EventCode": "0xE7",
    "EventName": "LD_DEP_STALL",
    "BriefDescription": "Cycles there is a stall in the Wr stage because of a load miss"
  },
  {,
    "EventCode": "0xE8",
    "EventName": "ST_DEP_STALL",
    "BriefDescription": "Cycles there is a stall in the Wr stage because of a store"
  }
]