1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2015-2016 MediaTek Inc.
* Author: Houlong Wei <houlong.wei@mediatek.com>
* Ming Hsiu Tsai <minghsiu.tsai@mediatek.com>
*/
#ifndef __MTK_MDP_CORE_H__
#define __MTK_MDP_CORE_H__
#include <linux/videodev2.h>
#include <media/v4l2-ctrls.h>
#include <media/v4l2-device.h>
#include <media/v4l2-mem2mem.h>
#include <media/videobuf2-core.h>
#include <media/videobuf2-dma-contig.h>
#include "mtk_mdp_vpu.h"
#include "mtk_mdp_comp.h"
#define MTK_MDP_MODULE_NAME "mtk-mdp"
#define MTK_MDP_SHUTDOWN_TIMEOUT ((100*HZ)/1000) /* 100ms */
#define MTK_MDP_MAX_CTRL_NUM 10
#define MTK_MDP_FMT_FLAG_OUTPUT BIT(0)
#define MTK_MDP_FMT_FLAG_CAPTURE BIT(1)
#define MTK_MDP_VPU_INIT BIT(0)
#define MTK_MDP_CTX_ERROR BIT(5)
/**
* struct mtk_mdp_pix_align - alignment of image
* @org_w: source alignment of width
* @org_h: source alignment of height
* @target_w: dst alignment of width
* @target_h: dst alignment of height
*/
struct mtk_mdp_pix_align {
u16 org_w;
u16 org_h;
u16 target_w;
u16 target_h;
};
/**
* struct mtk_mdp_fmt - the driver's internal color format data
* @pixelformat: the fourcc code for this format, 0 if not applicable
* @num_planes: number of physically non-contiguous data planes
* @num_comp: number of logical data planes
* @depth: per plane driver's private 'number of bits per pixel'
* @row_depth: per plane driver's private 'number of bits per pixel per row'
* @flags: flags indicating which operation mode format applies to
MTK_MDP_FMT_FLAG_OUTPUT is used in OUTPUT stream
MTK_MDP_FMT_FLAG_CAPTURE is used in CAPTURE stream
* @align: pointer to a pixel alignment struct, NULL if using default value
*/
struct mtk_mdp_fmt {
u32 pixelformat;
u16 num_planes;
u16 num_comp;
u8 depth[VIDEO_MAX_PLANES];
u8 row_depth[VIDEO_MAX_PLANES];
u32 flags;
struct mtk_mdp_pix_align *align;
};
/**
* struct mtk_mdp_addr - the image processor physical address set
* @addr: address of planes
*/
struct mtk_mdp_addr {
dma_addr_t addr[MTK_MDP_MAX_NUM_PLANE];
};
/* struct mtk_mdp_ctrls - the image processor control set
* @rotate: rotation degree
* @hflip: horizontal flip
* @vflip: vertical flip
* @global_alpha: the alpha value of current frame
*/
struct mtk_mdp_ctrls {
struct v4l2_ctrl *rotate;
struct v4l2_ctrl *hflip;
struct v4l2_ctrl *vflip;
struct v4l2_ctrl *global_alpha;
};
/**
* struct mtk_mdp_frame - source/target frame properties
* @width: SRC : SRCIMG_WIDTH, DST : OUTPUTDMA_WHOLE_IMG_WIDTH
* @height: SRC : SRCIMG_HEIGHT, DST : OUTPUTDMA_WHOLE_IMG_HEIGHT
* @crop: cropped(source)/scaled(destination) size
* @payload: image size in bytes (w x h x bpp)
* @pitch: bytes per line of image in memory
* @addr: image frame buffer physical addresses
* @fmt: color format pointer
* @alpha: frame's alpha value
*/
struct mtk_mdp_frame {
u32 width;
u32 height;
struct v4l2_rect crop;
unsigned long payload[VIDEO_MAX_PLANES];
unsigned int pitch[VIDEO_MAX_PLANES];
struct mtk_mdp_addr addr;
const struct mtk_mdp_fmt *fmt;
u8 alpha;
};
/**
* struct mtk_mdp_variant - image processor variant information
* @pix_max: maximum limit of image size
* @pix_min: minimum limit of image size
* @pix_align: alignment of image
* @h_scale_up_max: maximum scale-up in horizontal
* @v_scale_up_max: maximum scale-up in vertical
* @h_scale_down_max: maximum scale-down in horizontal
* @v_scale_down_max: maximum scale-down in vertical
*/
struct mtk_mdp_variant {
struct mtk_mdp_pix_limit *pix_max;
struct mtk_mdp_pix_limit *pix_min;
struct mtk_mdp_pix_align *pix_align;
u16 h_scale_up_max;
u16 v_scale_up_max;
u16 h_scale_down_max;
u16 v_scale_down_max;
};
/**
* struct mtk_mdp_dev - abstraction for image processor entity
* @lock: the mutex protecting this data structure
* @vpulock: the mutex protecting the communication with VPU
* @pdev: pointer to the image processor platform device
* @variant: the IP variant information
* @id: image processor device index (0..MTK_MDP_MAX_DEVS)
* @comp_list: list of MDP function components
* @m2m_dev: v4l2 memory-to-memory device data
* @ctx_list: list of struct mtk_mdp_ctx
* @vdev: video device for image processor driver
* @v4l2_dev: V4L2 device to register video devices for.
* @job_wq: processor work queue
* @vpu_dev: VPU platform device
* @ctx_num: counter of active MTK MDP context
* @id_counter: An integer id given to the next opened context
* @wdt_wq: work queue for VPU watchdog
* @wdt_work: worker for VPU watchdog
*/
struct mtk_mdp_dev {
struct mutex lock;
struct mutex vpulock;
struct platform_device *pdev;
struct mtk_mdp_variant *variant;
u16 id;
struct list_head comp_list;
struct v4l2_m2m_dev *m2m_dev;
struct list_head ctx_list;
struct video_device *vdev;
struct v4l2_device v4l2_dev;
struct workqueue_struct *job_wq;
struct platform_device *vpu_dev;
int ctx_num;
unsigned long id_counter;
struct workqueue_struct *wdt_wq;
struct work_struct wdt_work;
};
/**
* mtk_mdp_ctx - the device context data
* @list: link to ctx_list of mtk_mdp_dev
* @s_frame: source frame properties
* @d_frame: destination frame properties
* @id: index of the context that this structure describes
* @flags: additional flags for image conversion
* @state: flags to keep track of user configuration
Protected by slock
* @rotation: rotates the image by specified angle
* @hflip: mirror the picture horizontally
* @vflip: mirror the picture vertically
* @mdp_dev: the image processor device this context applies to
* @m2m_ctx: memory-to-memory device context
* @fh: v4l2 file handle
* @ctrl_handler: v4l2 controls handler
* @ctrls image processor control set
* @ctrls_rdy: true if the control handler is initialized
* @colorspace: enum v4l2_colorspace; supplemental to pixelformat
* @ycbcr_enc: enum v4l2_ycbcr_encoding, Y'CbCr encoding
* @xfer_func: enum v4l2_xfer_func, colorspace transfer function
* @quant: enum v4l2_quantization, colorspace quantization
* @vpu: VPU instance
* @slock: the mutex protecting mtp_mdp_ctx.state
* @work: worker for image processing
*/
struct mtk_mdp_ctx {
struct list_head list;
struct mtk_mdp_frame s_frame;
struct mtk_mdp_frame d_frame;
u32 flags;
u32 state;
int id;
int rotation;
u32 hflip:1;
u32 vflip:1;
struct mtk_mdp_dev *mdp_dev;
struct v4l2_m2m_ctx *m2m_ctx;
struct v4l2_fh fh;
struct v4l2_ctrl_handler ctrl_handler;
struct mtk_mdp_ctrls ctrls;
bool ctrls_rdy;
enum v4l2_colorspace colorspace;
enum v4l2_ycbcr_encoding ycbcr_enc;
enum v4l2_xfer_func xfer_func;
enum v4l2_quantization quant;
struct mtk_mdp_vpu vpu;
struct mutex slock;
struct work_struct work;
};
extern int mtk_mdp_dbg_level;
void mtk_mdp_register_component(struct mtk_mdp_dev *mdp,
struct mtk_mdp_comp *comp);
void mtk_mdp_unregister_component(struct mtk_mdp_dev *mdp,
struct mtk_mdp_comp *comp);
#if defined(DEBUG)
#define mtk_mdp_dbg(level, fmt, args...) \
do { \
if (mtk_mdp_dbg_level >= level) \
pr_info("[MTK_MDP] level=%d %s(),%d: " fmt "\n", \
level, __func__, __LINE__, ##args); \
} while (0)
#define mtk_mdp_err(fmt, args...) \
pr_err("[MTK_MDP][ERROR] %s:%d: " fmt "\n", __func__, __LINE__, \
##args)
#define mtk_mdp_dbg_enter() mtk_mdp_dbg(3, "+")
#define mtk_mdp_dbg_leave() mtk_mdp_dbg(3, "-")
#else
#define mtk_mdp_dbg(level, fmt, args...) {}
#define mtk_mdp_err(fmt, args...)
#define mtk_mdp_dbg_enter()
#define mtk_mdp_dbg_leave()
#endif
#endif /* __MTK_MDP_CORE_H__ */
|
