blob: 50bb3ed94b5684034bb549636cc4ecdd659ea98f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Code specific to PKUnity SoC and UniCore ISA
*
* Maintained by GUAN Xue-tao <gxt@mprc.pku.edu.cn>
* Copyright (C) 2001-2011 Guan Xuetao
*/
#ifndef _I8042_UNICORE32_H
#define _I8042_UNICORE32_H
#include <mach/hardware.h>
/*
* Names.
*/
#define I8042_KBD_PHYS_DESC "isa0060/serio0"
#define I8042_AUX_PHYS_DESC "isa0060/serio1"
#define I8042_MUX_PHYS_DESC "isa0060/serio%d"
/*
* IRQs.
*/
#define I8042_KBD_IRQ IRQ_PS2_KBD
#define I8042_AUX_IRQ IRQ_PS2_AUX
/*
* Register numbers.
*/
#define I8042_COMMAND_REG PS2_COMMAND
#define I8042_STATUS_REG PS2_STATUS
#define I8042_DATA_REG PS2_DATA
#define I8042_REGION_START (resource_size_t)(PS2_DATA)
#define I8042_REGION_SIZE (resource_size_t)(16)
static inline int i8042_read_data(void)
{
return readb(I8042_DATA_REG);
}
static inline int i8042_read_status(void)
{
return readb(I8042_STATUS_REG);
}
static inline void i8042_write_data(int val)
{
writeb(val, I8042_DATA_REG);
}
static inline void i8042_write_command(int val)
{
writeb(val, I8042_COMMAND_REG);
}
static inline int i8042_platform_init(void)
{
if (!request_mem_region(I8042_REGION_START, I8042_REGION_SIZE, "i8042"))
return -EBUSY;
i8042_reset = I8042_RESET_ALWAYS;
return 0;
}
static inline void i8042_platform_exit(void)
{
release_mem_region(I8042_REGION_START, I8042_REGION_SIZE);
}
#endif /* _I8042_UNICORE32_H */
|
