summaryrefslogtreecommitdiffstats
path: root/sound/soc/fsl/fsl_sai.c
AgeCommit message (Expand)AuthorFilesLines
2020-11-19ASoC: fsl_sai: Correct the clock source for mclk0Shengjiu Wang1-2/+18
2020-10-09Merge remote-tracking branch 'asoc/for-5.10' into asoc-nextMark Brown1-91/+199
2020-09-25ASoC: fsl_sai: Instantiate snd_soc_dai_driverShengjiu Wang1-8/+11
2020-09-17ASoC: fsl_sai: Set MCLK input or output directionShengjiu Wang1-0/+7
2020-09-17ASoC: fsl_sai: Add fsl_sai_check_version functionShengjiu Wang1-0/+47
2020-09-17ASoC: fsl_sai: Add new added registers and new bit definitionShengjiu Wang1-0/+23
2020-09-03ASoC: fsl_sai: Set SAI Channel Mode to Output ModeShengjiu Wang1-2/+8
2020-09-03ASoC: fsl_sai: Support multiple data channel enable bitsShengjiu Wang1-18/+12
2020-08-24ASoC: fsl_sai: Add -EPROBE_DEFER check for regmap initShengjiu Wang1-1/+1
2020-08-17ASoC: fsl_sai: Replace synchronous check with fsl_sai_dir_is_syncedShengjiu Wang1-24/+16
2020-08-17ASoC: fsl_sai: Drop TMR/RMR settings for synchronous modeShengjiu Wang1-6/+1
2020-08-17ASoC: fsl_sai: Refine enable/disable TE/RE sequence in trigger()Shengjiu Wang1-41/+85
2020-07-31Merge remote-tracking branch 'asoc/for-5.9' into asoc-nextMark Brown1-1/+2
2020-07-31ASoC: fsl_sai: Fix value of FSL_SAI_CR1_RFW_MASKShengjiu Wang1-2/+3
2020-07-01ASoC: fsl_sai: Refine regcache usage with pm runtimeShengjiu Wang1-1/+2
2020-02-06ASoC: fsl_sai: Fix exiting path on probing failureOleksandr Suvorov1-5/+17
2019-12-09ASoC: fsl_sai: add IRQF_SHAREDMichael Walle1-1/+2
2019-09-17ASoC: fsl_sai: Fix noise when using EDMAMihai Serban1-0/+15
2019-09-13ASoC: fsl_sai: Implement set_bclk_ratioViorel Suman1-2/+19
2019-08-21ASoC: fsl_sai: Add support for imx8qmDaniel Baluta1-0/+7
2019-08-07ASoC: fsl_sai: Add support for imx7ulp/imx8mqDaniel Baluta1-0/+14
2019-08-07ASoC: fsl_sai: Add support for SAI new versionDaniel Baluta1-93/+135
2019-08-07ASoC: fsl_sai: Update Tx/Rx channel enable maskDaniel Baluta1-2/+4
2019-08-07ASoC: fsl_sai: Add registers definition for multiple datalinesDaniel Baluta1-10/+66
2019-08-02ASoC: Remove dev_err() usage after platform_get_irq()Stephen Boyd1-3/+1
2019-07-22ASoC: fsl_sai: mark regmap as fast_ioLucas Stach1-0/+1
2019-07-22ASoC: fsl_sai: derive TX FIFO watermark from FIFO depthLucas Stach1-1/+3
2019-07-22ASoC: fsl_sai: add of_match dataLucas Stach1-8/+14
2019-05-08ASoC: fsl_sai: Move clock operation to PM runtimeShengjiu Wang1-10/+44
2019-04-26ASoC: fsl_sai: Add missing return 0 in remove()Nicolin Chen1-0/+2
2019-04-25ASoC: fsl_sai: Add support for runtime pmDaniel Baluta1-5/+17
2019-04-25ASoC: fsl_sai: Update is_slave_mode with correct valueDaniel Baluta1-0/+2
2019-01-18ASoC: fsl_sai: Remove expensive print in irq handlerShengjiu Wang1-4/+4
2018-05-03ASoC: fsl_sai: Switch to SPDX identifierFabio Estevam1-11/+5
2017-02-13ASoC: fsl_sai: support more than 2 channelsAlexandre Belloni1-2/+2
2016-08-17ASoC: fsl_sai: Use 'np' variableFabio Estevam1-3/+3
2016-05-05ASoC: fsl_sai: Allow setting the SAI MCLK directionFabio Estevam1-0/+20
2016-05-05ASoC: fsl_sai: Introduce a compatible string for MX6ULFabio Estevam1-1/+3
2016-03-13Merge remote-tracking branches 'asoc/topic/fsl-sai', 'asoc/topic/fsl-ssl', 'a...Mark Brown1-1/+2
2016-01-22ASoC: fsl_sai: Use usleep_range() instead of msleep()Xiubo Li1-1/+2
2015-12-23Merge remote-tracking branches 'asoc/topic/dpcm', 'asoc/topic/dwc', 'asoc/top...Mark Brown1-11/+87
2015-12-23Merge remote-tracking branches 'asoc/fix/davinci', 'asoc/fix/es8328', 'asoc/f...Mark Brown1-0/+18
2015-12-18ASoC: fsl_sai: fix no frame clk in master modeZidan Wang1-0/+18
2015-11-25Merge remote-tracking branches 'asoc/fix/davinci', 'asoc/fix/es8328', 'asoc/f...Mark Brown1-1/+2
2015-11-25ASoC: fsl: using params_width function to simplify codeZidan Wang1-1/+1
2015-11-25Merge branch 'topic/fsl-sai' of git://git.kernel.org/pub/scm/linux/kernel/git...Mark Brown1-8/+68
2015-11-25ASoC: fsl_sai: add tdm slots operation supportZidan Wang1-6/+25
2015-11-17ASoC: fsl-sai: set xCR4/xCR5/xMR for SAI master modeZidan Wang1-0/+29
2015-11-17ASoC: fsl-sai: don't set bclk for Tx/Rx Synchronous with another SAI modeZidan Wang1-2/+14
2015-11-16ASoC: fsl-sai: add default register map for regmap cacheZidan Wang1-2/+18
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-12 17:09:44 +0000