index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
include
/
asm-mips
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2008-10-11
MIPS: Move headfiles to new location below arch/mips/include
Ralf Baechle
1
-267
/
+0
2008-07-15
[MIPS] modify the MIPS CPU classfication
Chen, Huacai
1
-2
/
+2
2008-04-28
[MIPS] Move arch/mips/philips to arch/mips/nxp
Daniel Laird
1
-1
/
+1
2008-04-28
[MIPS] Add support for MIPS CMP platform.
Ralf Baechle
1
-3
/
+4
2008-01-29
[MIPS] Alchemy: Au1210/Au1250 CPU support
Manuel Lauss
1
-2
/
+2
2007-10-11
[MIPS] Convert list of CPU types from #define to enum.
Ralf Baechle
1
-70
/
+49
2007-10-11
[MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.
Ralf Baechle
1
-18
/
+17
2007-10-11
[MIPS] Add support for BCM47XX CPUs.
Aurelien Jarno
1
-2
/
+10
2007-07-10
[MIPS] PMC MSP71xx mips common
Marc St-Jean
1
-0
/
+2
2007-07-10
[MIPS] define Hit_Invalidate_I to Index_Invalidate_I for loongson2
Fuxin Zhang
1
-1
/
+6
2007-07-10
[MIPS] Enable support for the userlocal hardware register
Ralf Baechle
1
-0
/
+1
2007-07-06
[MIPS] Add macros to encode processor revisions.
Ralf Baechle
1
-0
/
+11
2006-07-13
[MIPS] Use the proper technical term for naming some of the cache macros.
Ralf Baechle
1
-1
/
+1
2006-06-01
[MIPS] Treat R14000 like R10000.
Kumba
1
-1
/
+3
2006-06-01
[MIPS] Fix detection and handling of the 74K processor.
Chris Dearman
1
-1
/
+3
2006-02-14
[MIPS] Fix CPU type bitmasks for MIPS III, IV and V.
Maciej W. Rozycki
1
-3
/
+3
2006-01-10
MIPS: Reorganize ISA constants strictly as bitmasks.
Ralf Baechle
1
-7
/
+10
2006-01-10
MIPS: Introduce machinery for testing for MIPSxxR1/2.
Ralf Baechle
1
-1
/
+3
2006-01-10
MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.
Ralf Baechle
1
-10
/
+7
2005-10-29
Add support for SB1A CPU.
Andrew Isaacson
1
-1
/
+3
2005-10-29
Cleanup the mess in cpu_cache_init.
Ralf Baechle
1
-19
/
+21
2005-10-29
Move MIPS Technologies processor IDs to where they belong.
Maciej W. Rozycki
1
-2
/
+7
2005-10-29
Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.
Pete Popov
1
-1
/
+3
2005-10-29
Detect the MIPS R2 vectored interrupt, external interrupt controller
Ralf Baechle
1
-0
/
+4
2005-10-29
Detect the 34K.
Ralf Baechle
1
-1
/
+3
2005-10-29
Support the MIPS32 / MIPS64 DSP ASE.
Ralf Baechle
1
-0
/
+2
2005-10-29
Cleanup decoding of MIPSxx config registers.
Ralf Baechle
1
-1
/
+9
2005-10-29
Base Au1200 2.6 support.
Pete Popov
1
-1
/
+2
2005-10-29
Add a few more PrId vendor IDs.
Ralf Baechle
1
-6
/
+11
2005-04-16
Linux-2.6.12-rc2
v2.6.12-rc2
Linus Torvalds
1
-0
/
+222