summaryrefslogtreecommitdiffstats
path: root/drivers
AgeCommit message (Expand)AuthorFilesLines
2020-07-27drm/amd/display: dce60_timing_generator: add DCE6 specific functions (v2)Mauro Rossi2-18/+48
2020-07-27drm/amd/display: dce60_hw_sequencer: add DCE6 specific .cursor_lockMauro Rossi1-0/+1
2020-07-27drm/amd/display: dce60_hw_sequencer: add DCE6 specific functions (v2)Mauro Rossi1-2/+379
2020-07-27drm/amd/display: dce_transform: DCE6 Scaling Horizontal Filter Init (v2)Mauro Rossi2-5/+95
2020-07-27drm/amd/display: dce_transform: add DCE6 specific macros,functionsMauro Rossi2-0/+418
2020-07-27drm/amd/display: dce_opp: add DCE6 specific macros,functionsMauro Rossi2-0/+254
2020-07-27drm/amd/display: dce_mem_input: add DCE6 specific macros,functions (v2)Mauro Rossi2-1/+278
2020-07-27drm/amd/display: dce_link_encoder: add DCE6 specific macros,functionsMauro Rossi2-0/+407
2020-07-27drm/amd/display: dce_ipp: add DCE6 specific macros,functionsMauro Rossi2-0/+95
2020-07-27drm/amd/display: dce_hwseq: add DCE6 specific macros,functionsMauro Rossi2-0/+27
2020-07-27drm/amd/display: dce_dmcu: add DCE6 specific macros,functionsMauro Rossi1-0/+37
2020-07-27drm/amd/display: dce_audio: add DCE6 specific macros,functionsMauro Rossi2-0/+154
2020-07-27drm/amd/display: dc/dce60: set max_cursor_size to 64Mauro Rossi1-3/+3
2020-07-27drm/amd/display: dc/clk_mgr: add support for SI parts (v2)Mauro Rossi4-0/+227
2020-07-27drm/amd/display: amdgpu_dm: add SI support (v4)Mauro Rossi1-0/+114
2020-07-27drm/amd/display: dc/irq: add support for DCE6 (v4)Mauro Rossi4-0/+449
2020-07-27drm/amd/display: dc/gpio: add support for DCE6 (v2)Mauro Rossi7-0/+682
2020-07-27drm/amd/display: dc/bios: add support for DCE6Mauro Rossi7-0/+418
2020-07-27drm/amd/display: dc/core: add SI/DCE6 support (v2)Mauro Rossi1-0/+29
2020-07-27drm/amd/display: dc/dce: add initial DCE6 support (v10)Mauro Rossi8-0/+1994
2020-07-27drm/amd/display: add asics info for SI partsMauro Rossi2-0/+43
2020-07-27drm/amdgpu: add some required DCE6 registers (v7)Alex Deucher2-0/+180
2020-07-27drm/amd/powerplay: off by one bugs in smu_cmn_to_asic_specific_index()Dan Carpenter1-5/+5
2020-07-27drm/radeon: switch from 'pci_' to 'dma_' APIChristophe JAILLET1-5/+4
2020-07-27drm/radeon: avoid a useless memsetChristophe JAILLET1-1/+0
2020-07-27drm/amd/display: Use proper abm/backlight functions for DCN3Bhawanpreet Lakha1-2/+3
2020-07-27drm/amd/display: Use seperate dmcub firmware for navy_flounderBhawanpreet Lakha1-1/+6
2020-07-27drm/amd/display: Check lane status again after link training doneMartin Tsai2-0/+52
2020-07-27drm/amd/display: Don't compare dppclk before updating DTOAlvin Lee1-3/+4
2020-07-27drm/amd/display: Fix naming of DSC Debugfs entryEryk Brol1-4/+5
2020-07-27drm/amd/display: Rename bytes_pp to the correct bits_ppEryk Brol4-4/+6
2020-07-27drm/amd/display: Clean up global sync param retrievalDmytro Laktyushkin3-63/+7
2020-07-27drm/amd/swsmu: allow asic to handle sensor type by itselfKevin Wang1-2/+7
2020-07-27drm/amdgpu: add support for umc 8.7 ras functionsJohn Clements2-0/+382
2020-07-27drm/amd/powerplay: update driver if file for sienna_cichlidLikun Gao3-10/+24
2020-07-27drm/amdgpu: add umc v8_7_0 IP headersJohn Clements2-0/+112
2020-07-27drm/amd/powerplay: revise the outputs layout of amdgpu_pm_info debugfsEvan Quan1-8/+11
2020-07-27Revert "drm/amdgpu/vcn3.0: remove extra asic type check"James Zhu1-13/+16
2020-07-27drm/amdkfd: Fix spurious debug exception on gfx10Jay Cornwall2-90/+95
2020-07-27drm/amd/powerplay: drop unnecessary message support check(v2)Changfeng2-10/+1
2020-07-27drm/amdkfd: Add thermal throttling SMI eventMukul Joshi9-17/+72
2020-07-27drm/amdgpu: fix system hang issue during GPU resetDennis Li39-183/+463
2020-07-27drm/amdgpu: update dec ring test for VCN 3.0Boyuan Zhang1-1/+1
2020-07-27drm/amd/display: remove redundant initialization of variable resultColin Ian King1-1/+1
2020-07-27drm/amdgpu/vcn3.0: remove extra asic type checkJames Zhu1-16/+13
2020-07-27drm/amdgpu/jpeg3.0: remove extra asic type checkJames Zhu1-5/+4
2020-07-27drm/amdkfd: Unify gfx9/gfx10 context save area layoutsLaurent Morichetti2-464/+468
2020-07-27drm/amd/amdgpu: Add RLC_CGTT_MGCG_OVERRIDE to gfx 10.3 headersTom St Denis2-0/+27
2020-07-27drm/amdgpu: Remove extra asic type checkJames Zhu1-17/+12
2020-07-27drm/amdgpu/jpeg: Remove extra asic type checkJames Zhu1-15/+11