summaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/realtek
AgeCommit message (Expand)AuthorFilesLines
2022-04-06rtw89: pci: add pci attributes to configure operating modePing-Ke Shih4-15/+262
2022-04-06rtw89: pci: add register definition to rtw89_pci_info to generalize pci codePing-Ke Shih5-30/+238
2022-04-06rtw89: handle potential uninitialized variablePing-Ke Shih1-1/+2
2022-04-06rtw89: read RX bandwidth from v1 type RX descriptorPing-Ke Shih2-1/+7
2022-04-06rtw89: support hardware generate security headerPing-Ke Shih6-1/+65
2022-04-06rtw89: support variant of fill_txdescPing-Ke Shih6-4/+116
2022-04-06rtw89: pci: support variant of fill_txaddr_infoPing-Ke Shih5-7/+95
2022-04-06rtw89: add chip_info::h2c_desc_size/fill_txdesc_fwcmd to support new chipsPing-Ke Shih9-43/+176
2022-04-06rtw89: disabled IGI configuration for unsupported hardwareJohnson Lin3-1/+5
2022-04-06rtw89: packed IGI configuration flow into function for DIG featureJohnson Lin1-9/+16
2022-04-06rtw89: regd: update mapping table to R59-R32Zong-Zhe Yang1-238/+238
2022-04-06rtw89: regd: consider 6G bandZong-Zhe Yang1-19/+18
2022-04-06rtw89: 8852a: update txpwr tables to HALRF_027_00_038Zong-Zhe Yang1-0/+581
2022-04-06rtw89: add UK to regulation typeZong-Zhe Yang1-0/+1
2022-04-06rtw89: reduce export symbol number of mac size and quotaPing-Ke Shih4-151/+83
2022-04-06rtw89: support FW crash simulationZong-Zhe Yang5-0/+99
2022-04-06rtw89: reconstruct fw featureZong-Zhe Yang5-18/+62
2022-04-06rtw89: ser: dump fw backtrace while L2 resetZong-Zhe Yang2-1/+105
2022-04-06rtw89: ser: dump memory for fw payload engine while L2 resetZong-Zhe Yang4-2/+120
2022-04-06rtw89: ser: control hci interrupts on/off by stateZong-Zhe Yang4-0/+53
2022-04-06rtw89: mac: correct decision on error status by scenarioZong-Zhe Yang3-4/+22
2022-04-06rtw89: mac: move table of mem base addr to commonZong-Zhe Yang3-21/+23
2022-04-06rtw89: ser: fix CAM leaks occurring in L2 resetZong-Zhe Yang2-2/+33
2022-04-06rtw88: change idle mode condition during hw_scanPo-Hao Huang1-3/+4
2022-03-17rtw89: implement stop and resume channels transmission v1Ping-Ke Shih7-15/+123
2022-03-17rtw89: extend mac tx_en bits from 16 to 32Ping-Ke Shih4-10/+10
2022-03-17rtw89: change value assignment style of rtw89_mac_cfg_gnt()Ping-Ke Shih1-22/+25
2022-03-17rtw89: 8852c: add mac_ctrl_path and mac_cfg_gnt APIsChia-Yuan Li7-12/+133
2022-03-17rtw89: disable FW and H2C function if CPU disabledChia-Yuan Li1-0/+4
2022-03-17rtw89: initialize preload window of D-MACPing-Ke Shih2-0/+67
2022-03-17rtw89: modify MAC enable functionsChia-Yuan Li2-6/+25
2022-03-17rtw89: add config_rf_reg_v1 to configure RF parameter tablesPing-Ke Shih3-4/+27
2022-03-17rtw89: 8852c: add read/write rf register functionChung-Hsuan Hung4-0/+134
2022-03-17rtw89: 8852c: add setting of TB UL TX power offsetYuan-Han Zhang4-5/+43
2022-03-17rtw89: 8852c: add write/read crystal function in CFO trackingYuan-Han Zhang2-4/+17
2022-03-17rtw89: modify dcfo_comp to share with chipsYuan-Han Zhang5-4/+22
2022-03-17rtw89: Fix spelling mistake "Mis-Match" -> "Mismatch"Colin Ian King1-3/+3
2022-03-16rtw89: fix uninitialized variable of rtw89_append_probe_req_ie()Ping-Ke Shih1-1/+1
2022-03-16rtlwifi: rtl8821ae: fix typos in commentsJulia Lawall1-3/+3
2022-03-16rtlwifi: rtl8192cu: Add On Networks N150Jonathan Teh1-0/+1
2022-03-10rtw89: 8852c: process logic efuse mapPing-Ke Shih2-0/+129
2022-03-10rtw89: 8852c: process efuse of phycapPing-Ke Shih3-0/+165
2022-03-10rtw89: support DAV efuse reading operationPing-Ke Shih7-9/+208
2022-03-10rtw89: 8852c: add chip::dle_memPing-Ke Shih5-0/+86
2022-03-10rtw89: add page_regs to handle v1 chipsPing-Ke Shih5-23/+124
2022-03-10rtw89: add chip_info::{h2c,c2h}_reg to support more chipsPing-Ke Shih5-12/+53
2022-03-10rtw89: add hci_func_en_addr to support variant generationPing-Ke Shih5-1/+9
2022-03-10rtw89: add power_{on/off}_funcPing-Ke Shih6-3/+301
2022-03-10rtw89: read chip version depends on chip IDPing-Ke Shih1-1/+2
2022-03-10rtw89: pci: use a struct to describe all registers address related to DMA cha...Ping-Ke Shih2-26/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-12 10:35:04 +0000