summaryrefslogtreecommitdiffstats
path: root/drivers/net/dsa/mv88e6xxx/mv88e6xxx.h
AgeCommit message (Expand)AuthorFilesLines
2017-06-04net: dsa: mv88e6xxx: rename chip headerVivien Didelot1-927/+0
2017-05-26net: dsa: mv88e6xxx: Remove SERDES flagAndrew Lunn1-21/+2
2017-05-26net: dsa: mv88e6xxx: Refactor mv88e6352 SERDES code into an opAndrew Lunn1-3/+3
2017-05-26net: dsa: mv88e6xxx: Move phy functions into phy.[ch]Andrew Lunn1-1/+1
2017-05-01net: dsa: mv88e6xxx: support the VTU Page bitVivien Didelot1-0/+1
2017-05-01net: dsa: mv88e6xxx: add VTU Load/Purge operationVivien Didelot1-8/+2
2017-05-01net: dsa: mv88e6xxx: add VTU GetNext operationVivien Didelot1-0/+4
2017-05-01net: dsa: mv88e6xxx: split VTU entry data memberVivien Didelot1-1/+2
2017-05-01net: dsa: mv88e6xxx: add max VID to infoVivien Didelot1-11/+2
2017-04-01net: dsa: mv88e6xxx: program the PVT with all onesVivien Didelot1-0/+4
2017-04-01net: dsa: mv88e6xxx: use 4-bit port for PVT dataVivien Didelot1-0/+1
2017-04-01net: dsa: mv88e6xxx: move PVT description in infoVivien Didelot1-21/+11
2017-03-28net: break include loop netdevice.h, dsa.h, devlink.hAndrew Lunn1-0/+1
2017-03-12net: dsa: mv88e6xxx: add port priority override opVivien Didelot1-0/+1
2017-03-12net: dsa: mv88e6xxx: add port ATU learn limit opVivien Didelot1-0/+1
2017-03-12net: dsa: mv88e6xxx: fix port egress flooding modeVivien Didelot1-8/+7
2017-03-12net: dsa: mv88e6xxx: rework port mode setupVivien Didelot1-0/+1
2017-03-12net: dsa: mv88e6xxx: rename the port vector memberVivien Didelot1-1/+1
2017-03-12net: dsa: mv88e6xxx: rework ATU RemoveVivien Didelot1-10/+8
2017-03-12net: dsa: mv88e6xxx: setup message portsVivien Didelot1-0/+1
2017-03-12net: dsa: mv88e6xxx: add port mask helperVivien Didelot1-0/+5
2017-02-13net: dsa: mv88e6xxx: Add mv88e6390 watchdog interrupt supportAndrew Lunn1-0/+12
2017-02-13net: dsa: mv88e6xxx: Add watchdog interrupt handlerAndrew Lunn1-0/+21
2017-02-10net: dsa: remove unnecessary phy*.h includesRussell King1-0/+1
2017-02-09net: dsa: mv88e6xxx: Move forward declaration to where it is neededAndrew Lunn1-2/+2
2017-02-07net: dsa: mv88e6xxx: Refactor remaining port setupAndrew Lunn1-0/+7
2017-02-07net: dsa: mv88e6xxx: Implement Clause 45 access to SMI devicesAndrew Lunn1-0/+7
2017-02-07net: dsa: mv88e6xxx: Set the CMODE for mv88e6390 ports 9 & 10Andrew Lunn1-0/+9
2017-01-30net: dsa: mv88e6xxx: Add support for ethernet switch 88E6141Gregory CLEMENT1-0/+2
2017-01-30net: dsa: mv88e6xxx: Add support for ethernet switch 88E6341Gregory CLEMENT1-1/+18
2017-01-29net: dsa: mv88e6xxx: use dsa_port's bridge pointerVivien Didelot1-6/+0
2017-01-24net: dsa: mv88e6xxx: Implement the 6390 external MDIO busAndrew Lunn1-0/+1
2017-01-24net: dsa: mv88e6xxx: Support multiple MDIO bussesAndrew Lunn1-5/+5
2017-01-24net: dsa: mv88e6xxx: Add mdio private structureAndrew Lunn1-0/+4
2017-01-24net: dsa: mv88e6xxx: Pass mii_bus to all PHY operationsAndrew Lunn1-4/+6
2017-01-20net: dsa: Remove hwmon supportAndrew Lunn1-16/+0
2017-01-13net: dsa: mv88e6xxx: add EEPROM support to 6390Vivien Didelot1-0/+1
2017-01-05net:mv88e6xxx: use g2 interrupt for 6097 chipVolodymyr Bendiuga1-0/+1
2016-12-06net: dsa: mv88e6xxx: add PPU operationsVivien Didelot1-15/+4
2016-12-06net: dsa: mv88e6xxx: add a soft reset operationVivien Didelot1-6/+9
2016-12-03net: dsa: mv88e6xxx: Implement mv88e6390 pause controlAndrew Lunn1-0/+2
2016-12-03net: dsa: mv88e6xxx: Refactor pause configurationAndrew Lunn1-0/+1
2016-12-03net: dsa: mv88e6xxx: Refactor egress rate limitingAndrew Lunn1-0/+2
2016-12-03net: dsa: mv88e6xxx: Refactor setting of jumbo framesAndrew Lunn1-0/+1
2016-12-03net: dsa: mv88e6xxx: Reserved Management frames to CPUAndrew Lunn1-0/+3
2016-12-03net: dsa: mv88e6xxx: Refactor CPU and DSA port setupAndrew Lunn1-0/+20
2016-12-03net: dsa: mv88e6xxx: Move the tagging protocol into infoAndrew Lunn1-13/+4
2016-12-03net: dsa: mv88e6xxx: Monitor and Management tablesAndrew Lunn1-0/+13
2016-12-03net: dsa: mv88e6xxx: Implement mv88e6390 tag remapAndrew Lunn1-0/+12
2016-11-24net: dsa: mv88e6xxx: add MV88E6097 switchStefan Eichenberger1-0/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-08-12 01:53:55 +0000