summaryrefslogtreecommitdiffstats
path: root/drivers/mtd/spi-nor/micron-st.c
AgeCommit message (Expand)AuthorFilesLines
2022-11-21mtd: spi-nor: micron-st: Enable locking for mt25qu256aEliav Farber1-0/+2
2022-10-25mtd: spi-nor: micron-st.c: Replace hardcoded values for addr_nbytes/addr_mode...Tudor Ambarus1-3/+7
2022-07-19mtd: spi-nor: micron-st: Skip FSR reading if SPI controller does not support itMika Westerberg1-2/+10
2022-04-27mtd: spi-nor: micron-st: Remove status polling on volatile registers writeTudor Ambarus1-3/+0
2022-04-27mtd: spi-nor: Introduce templates for SPI NOR operationsTudor Ambarus1-10/+14
2022-04-27mtd: spi-nor: micron-st: Rework spi_nor_micron_octal_dtr_enable()Tudor Ambarus1-51/+60
2022-04-27mtd: spi-nor: manufacturers: Use spi_nor_read_id() core methodTudor Ambarus1-10/+3
2022-02-25mtd: spi-nor: micron-st: rename vendor specific functions and definesMichael Walle1-9/+9
2022-02-25mtd: spi-nor: micron-st: convert USE_FSR to a manufacturer flagMichael Walle1-33/+60
2022-02-25mtd: spi-nor: move all micron-st specifics into micron-st.cMichael Walle1-0/+134
2022-02-25mtd: spi-nor: micron-st: unify function namesMichael Walle1-17/+17
2021-12-23mtd: spi-nor: micron-st: write 2 bytes when disabling Octal DTR modePratyush Yadav1-5/+17
2021-12-23mtd: spi-nor: Constify part specific fixup hooksTudor Ambarus1-1/+1
2021-12-07mtd: spi-nor: Rework the flash_info flagsTudor Ambarus1-99/+111
2021-10-15mtd: spi-nor: Enable locking for n25q128a13Jonathan Lemon1-1/+3
2020-11-09mtd: spi-nor: micron-st: allow using MT35XU512ABA in Octal DTR modePratyush Yadav1-1/+114
2020-07-27mtd: spi-nor: micron: Add SPI_NOR_DUAL_READ flag on mt25qu02gDavid Clear1-2/+2
2020-04-29mtd: spi-nor: micron-st: Enable locking for n25q00Jungseung Lee1-0/+2
2020-04-21mtd: spi-nor: Enable locking for n25q128a11Xiang Chen1-1/+3
2020-03-24mtd: spi-nor: Enable locking for n25q512ax3/n25q512aJungseung Lee1-2/+6
2020-03-17mtd: spi-nor: Trim what is exposed in spi-nor.hTudor Ambarus1-2/+2
2020-03-17mtd: spi-nor: Move Micron/ST bits out of core.cBoris Brezillon1-0/+153
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-08 23:19:46 +0000