summaryrefslogtreecommitdiffstats
path: root/drivers/mmc/host/sdhci-tegra.c
AgeCommit message (Expand)AuthorFilesLines
2019-04-15mmc: tegra: add sdhci tegra suspend and resumeSowjanya Komatineni1-1/+57
2019-04-15mmc: tegra: fix CQE enable and resume sequenceSowjanya Komatineni1-10/+62
2019-04-15mmc: tegra: add Tegra186 WAR for CQESowjanya Komatineni1-1/+16
2019-04-15mmc: tegra: update hw tuning processSowjanya Komatineni1-1/+215
2019-04-15mmc: tegra: fix ddr signaling for non-ddr modesSowjanya Komatineni1-0/+1
2019-02-25mmc: sdhci-tegra: drop ->get_ro() implementationThomas Petazzoni1-9/+0
2019-02-25mmc: tegra: HW Command Queue Support for Tegra SDMMCSowjanya Komatineni1-4/+113
2019-02-25mmc: tegra: SDMMC pads auto-calibrationSowjanya Komatineni1-41/+119
2018-12-17mmc: tegra: Fix for SDMMC pads autocal parsing from dtSowjanya Komatineni1-4/+4
2018-10-08mmc: tegra: fix inconsistent IS_ERR and PTR_ERRYueHaibing1-1/+1
2018-10-08mmc: tegra: Implement periodic pad calibrationAapo Vienamo1-0/+22
2018-10-08mmc: tegra: Implement HS400 delay line calibrationAapo Vienamo1-0/+29
2018-10-08mmc: tegra: Implement HS400 enhanced strobeAapo Vienamo1-0/+23
2018-10-08mmc: tegra: Parse and program DQS trim valueAapo Vienamo1-3/+29
2018-10-08mmc: tegra: Enable UHS and HS200 modes for Tegra186Aapo Vienamo1-1/+3
2018-10-08mmc: tegra: Enable UHS and HS200 modes for Tegra210Aapo Vienamo1-1/+3
2018-10-08mmc: tegra: Disable card clock during tuning cmd on Tegra210Aapo Vienamo1-23/+58
2018-10-08mmc: tegra: Remove tegra_sdhci_writew() from tegra210_sdhci_opsAapo Vienamo1-1/+0
2018-10-08mmc: tegra: Use standard SDHCI tuning on Tegra210 and Tegra186Aapo Vienamo1-2/+15
2018-10-08mmc: tegra: Configure default trim value on resetAapo Vienamo1-1/+6
2018-10-08mmc: tegra: Configure default tap valuesAapo Vienamo1-55/+77
2018-10-08mmc: tegra: Parse default trim and tap from dtAapo Vienamo1-0/+22
2018-10-08mmc: tegra: Add a workaround for tap value change glitchAapo Vienamo1-2/+28
2018-10-08mmc: tegra: Enable pad calibration on Tegra210 and Tegra186Aapo Vienamo1-2/+4
2018-10-08mmc: tegra: Perform pad calibration after voltage switchAapo Vienamo1-0/+5
2018-10-08mmc: tegra: Program pad autocal offsets from dtAapo Vienamo1-1/+151
2018-10-08mmc: tegra: Disable card clock during pad calibrationAapo Vienamo1-0/+26
2018-10-08mmc: tegra: Power on the calibration padAapo Vienamo1-0/+26
2018-10-08mmc: tegra: Set calibration pad voltage referenceAapo Vienamo1-23/+33
2018-10-08mmc: tegra: Poll for calibration completionAapo Vienamo1-5/+17
2018-10-08mmc: tegra: Reconfigure pad voltages during voltage switchingAapo Vienamo1-7/+129
2018-07-30mmc: tegra: Force correct divider calculation on DDR50/52Aapo Vienamo1-1/+16
2018-07-16mmc: tegra: Add and use tegra_sdhci_get_max_clock()Aapo Vienamo1-2/+9
2018-07-16mmc: tegra: prevent ACMD23 on Tegra 3Stefan Agner1-1/+9
2018-07-16mmc: tegra: fix eMMC DDR52 modeStefan Agner1-1/+2
2018-07-16mmc: tegra: prevent HS200 on Tegra 3Stefan Agner1-1/+2
2018-07-16mmc: tegra: Use sdhci_pltfm_clk_get_max_clockAapo Vienamo1-13/+2
2018-05-08mmc: tegra: remove redundant return statementAapo Vienamo1-1/+1
2017-10-30mmc: tegra: Mark 64 bit dma broken on Tegra186Krishna Reddy1-1/+9
2017-08-30mmc: sdhci-tegra: use generic sdhci_set_bus_width()Michał Mirosław1-21/+2
2017-08-30mmc: tegra: explicitly request exclusive reset controlPhilipp Zabel1-1/+2
2017-04-24mmc: tegra: Add Tegra186 supportThierry Reding1-0/+16
2017-04-24mmc: tegra: Support module resetThierry Reding1-1/+42
2016-09-26mmc: tegra: Mark 64-bit DMA broken on Tegra124Thierry Reding1-1/+26
2016-07-29mmc: sdhci-pltfm: Drop define for SDHCI_PLTFM_PMOPSUlf Hansson1-1/+1
2016-07-25mmc: tegra: Only advertise UHS modes if IO regulator is presentJon Hunter1-20/+29
2016-04-14mmc: tegra: Disable UHS-I modes for Tegra124Jon Hunter1-9/+1
2016-03-17mmc: tegra: implement memcomp pad calibrationLucas Stach1-3/+44
2016-03-17mmc: tegra: properly disable card clockLucas Stach1-1/+1
2016-03-16mmc: tegra: Disable UHS-I modes for tegra114Jon Hunter1-1/+11
generated by cgit v1.2.3 (git 2.39.1) at 2024-10-30 23:30:12 +0000