summaryrefslogtreecommitdiffstats
path: root/drivers/irqchip
AgeCommit message (Expand)AuthorFilesLines
2022-08-06Merge tag 'riscv-for-linus-5.20-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2-6/+8
2022-08-05Merge tag 'asm-generic-6.0' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds1-5/+5
2022-08-04Merge tag 'spdx-6.0-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...Linus Torvalds1-9/+1
2022-08-02Merge tag 'arm-newsoc-6.0' of git://git.kernel.org/pub/scm/linux/kernel/git/s...Linus Torvalds3-0/+288
2022-08-01Merge tag 'irq-core-2022-08-01' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds15-360/+1870
2022-07-25Merge branch irq/misc-5.20 into irq/irqchip-nextMarc Zyngier2-1/+5
2022-07-24irqchip/mips-gic: Check the return value of ioremap() in gic_of_init()William Dean1-0/+4
2022-07-20Merge branch irq/loongarch into irq/irqchip-nextMarc Zyngier10-162/+1164
2022-07-20irqchip / ACPI: Introduce ACPI_IRQ_MODEL_LPIC for LoongArchJianmin Lv1-0/+37
2022-07-20irqchip: Add LoongArch CPU interrupt controller supportHuacai Chen3-0/+122
2022-07-20irqchip: Add Loongson Extended I/O interrupt controller supportHuacai Chen3-0/+406
2022-07-20irqchip/loongson-liointc: Add ACPI init supportHuacai Chen1-75/+128
2022-07-20irqchip/loongson-pch-msi: Add ACPI init supportHuacai Chen2-43/+86
2022-07-20irqchip/loongson-pch-pic: Add ACPI init supportHuacai Chen2-32/+147
2022-07-20irqchip: Add Loongson PCH LPC controller supportHuacai Chen3-0/+214
2022-07-20APCI: irq: Add support for multiple GSI domainsMarc Zyngier2-12/+24
2022-07-19riscv: cpu: Add 64bit hartid support on RV64Sunil V L2-6/+8
2022-07-19Merge branch irq/renesas-irqc into irq/irqchip-nextMarc Zyngier3-0/+402
2022-07-19irqchip/gic-v3: Fix comment typoJason Wang1-1/+1
2022-07-10Merge tag 'irq_urgent_for_v5.19_rc6' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds3-12/+33
2022-07-10Merge branch irq/plic-masking into irq/irqchip-nextMarc Zyngier4-67/+101
2022-07-10irqchip/sifive-plic: Separate the enable and mask operationsSamuel Holland1-21/+34
2022-07-10irqchip/sifive-plic: Make better use of the effective affinity maskSamuel Holland2-18/+10
2022-07-10Merge branch irq/affinity-nosmp into irq/plic-maskingMarc Zyngier3-37/+66
2022-07-10Merge branch irq/stm32-exti-updates into irq/irqchip-nextMarc Zyngier1-126/+124
2022-07-10irqchip: Add RZ/G2L IA55 Interrupt Controller driverLad Prabhakar3-0/+402
2022-07-08irqchip: Add Sunplus SP7021 interrupt controller driverQin Jian3-0/+288
2022-07-07genirq: Add and use an irq_data_update_affinity helperSamuel Holland1-2/+2
2022-07-07genirq: GENERIC_IRQ_EFFECTIVE_AFF_MASK depends on SMPSamuel Holland1-7/+7
2022-07-07genirq: GENERIC_IRQ_IPI depends on SMPSamuel Holland1-1/+1
2022-07-07irqchip/mips-gic: Only register IPI domain when SMP is enabledSamuel Holland2-27/+56
2022-07-07irqchip/stm32-exti: Simplify irq description tableAntonio Borneo1-119/+101
2022-07-07irqchip/stm32-exti: Read event trigger type from event_trg registerAntonio Borneo1-84/+96
2022-07-07irqchip/stm32-exti: Tag emr register as undefined for stm32mp15Alexandre Torgue1-4/+5
2022-07-07irqchip/stm32-exti: Prevent illegal read due to unbounded DT valueAntonio Borneo1-0/+3
2022-07-07irqchip/stm32-exti: Fix irq_mask/irq_unmask for direct eventsLoic Pallardy1-2/+2
2022-07-07irqchip/stm32-exti: Fix irq_set_affinity return valueLudovic Barre1-1/+1
2022-07-01irqchip/sifive-plic: Fix T-HEAD PLIC edge trigger handlingSamuel Holland1-1/+1
2022-07-01irqchip/sifive-plic: Add support for Renesas RZ/Five SoCLad Prabhakar1-4/+74
2022-07-01irqchip/apple-aic: Make symbol 'use_fast_ipi' staticWei Yongjun1-1/+1
2022-07-01irqchip/xilinx: Add explicit dependency on OF_ADDRESSJamie Iles1-1/+1
2022-06-28irqchip: or1k-pic: Undefine mask_ack for level triggered hardwareStafford Horne1-1/+0
2022-06-16irqchip/gicv3: Handle resource request failure consistentlyRobin Murphy1-10/+31
2022-06-15irqchip/tegra: Fix overflow implicit truncation warningsSai Prakash Ranjan1-5/+5
2022-06-10treewide: Replace GPLv2 boilerplate/reference with SPDX - gpl-2.0_30.RULE (pa...Thomas Gleixner1-9/+1
2022-06-10irqchip/loongson-liointc: Use architecture register to get coreidJiaxun Yang1-1/+7
2022-06-09irqchip/uniphier-aidet: Add compatible string for NX1 SoCKunihiko Hayashi1-0/+1
2022-06-09irqchip/realtek-rtl: Fix refcount leak in map_interruptsMiaoqian Lin1-1/+1
2022-06-09irqchip/gic-v3: Fix refcount leak in gic_populate_ppi_partitionsMiaoqian Lin1-1/+4
2022-06-09irqchip/gic-v3: Fix error handling in gic_populate_ppi_partitionsMiaoqian Lin1-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-21 18:56:13 +0000