summaryrefslogtreecommitdiffstats
path: root/drivers/irqchip/irq-brcmstb-l2.c
AgeCommit message (Expand)AuthorFilesLines
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner1-9/+1
2019-04-29irqchip/bcm: Restore registration print with %pOFFlorian Fainelli1-0/+2
2019-03-21irqchip/brcmstb-l2: Make two init functions staticYueHaibing1-2/+2
2019-02-21irqchip/brcmstb-l2: Use _irqsave locking variants in non-interrupt codeDoug Berger1-4/+6
2018-02-16irqchip/bcm: Remove hashed address printingJaedon Shin1-3/+0
2017-10-19irqchip/brcmstb-l2: Add support for the BCM7271 L2 controllerDoug Berger1-22/+64
2017-10-19irqchip/brcmstb-l2: Abstract register accessesDoug Berger1-9/+20
2017-10-19irqchip/brcmstb-l2: Remove some processing from the handlerDoug Berger1-24/+48
2017-08-07irqchip: brcmstb-l2: Define an irq_pm_shutdown functionFlorian Fainelli1-0/+1
2016-10-11treewide: remove redundant #include <linux/kconfig.h>Masahiro Yamada1-1/+0
2016-06-13irqchip/brcmstb-l2: Make of probe function staticBen Dooks1-2/+2
2015-09-16genirq: Remove irq argument from irq flow handlersThomas Gleixner1-4/+3
2015-07-16irqchip/brcmstb-l2: Prepare brcmstb_l2_intc_irq_handle for irq argument removalThomas Gleixner1-1/+3
2015-07-11irqchip/brcmstb-l2: Consolidate chained IRQ handler install/removeThomas Gleixner1-2/+2
2015-07-11irqchip: Prepare for local stub header removalJoel Porquet1-2/+0
2015-04-01IRQCHIP: brcmstb-l2: don't clear wakeable interrupts at init timeBrian Norris1-3/+6
2014-12-10Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-15/+26
2014-11-26irqchip: brcmstb-l2: Fix error handling of irq_of_parse_and_mapDmitry Torokhov1-2/+2
2014-11-09irqchip: brcmstb-l2: Convert driver to use irq_reg_{readl,writel}Kevin Cernekee1-12/+22
2014-11-09irqchip: brcmstb-l2: Eliminate dependency on ARM codeKevin Cernekee1-3/+4
2014-06-21irqchip: brcmstb-l2: Level-2 interrupts are edge sensitiveFlorian Fainelli1-1/+1
2014-05-27irqchip: brcmstb-l2: Add Broadcom Set Top Box Level-2 interrupt controllerFlorian Fainelli1-0/+202