summaryrefslogtreecommitdiffstats
path: root/drivers/iommu/intel/svm.c
AgeCommit message (Expand)AuthorFilesLines
2022-12-14Merge tag 'for-linus-iommufd' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-88/+57
2022-12-02iommu/vt-d: Fix PCI device refcount leak in prq_event_thread()Yang Yingliang1-5/+9
2022-12-02iommu/vt-d: Add a fix for devices need extra dtlb flushJacob Pan1-1/+4
2022-11-03iommu: Rename iommu-sva-lib.{c,h}Lu Baolu1-1/+1
2022-11-03iommu: Remove SVA related callbacks from iommu opsLu Baolu1-49/+0
2022-11-03iommu/vt-d: Add SVA domain supportLu Baolu1-0/+47
2022-11-03iommu: Remove SVM_FLAG_SUPERVISOR_MODE supportLu Baolu1-42/+13
2022-09-26iommu/vt-d: Rename cap_5lp_support to cap_fl5lp_supportYi Liu1-1/+1
2022-09-26iommu/vt-d: Remove unnecessary SVA data accesses in page fault pathLu Baolu1-53/+7
2022-07-15iommu/vt-d: Refactor iommu information of each domainLu Baolu1-1/+1
2022-07-15iommu/vt-d: Acquiring lock in pasid manipulation helpersLu Baolu1-3/+0
2022-07-15iommu/vt-d: Replace spin_lock_irqsave() with spin_lock()Lu Baolu1-3/+3
2022-07-15iommu/vt-d: Move include/linux/intel-iommu.h under iommuLu Baolu1-1/+1
2022-07-15iommu/vt-d: Move trace/events/intel_iommu.h under iommuLu Baolu1-1/+1
2022-04-28iommu/vt-d: Drop stop marker messagesLu Baolu1-0/+4
2022-03-24Merge tag 'iommu-updates-v5.18' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-217/+3
2022-03-04iommu/vt-d: Remove unused function intel_svm_capable()YueHaibing1-5/+0
2022-03-04iommu/vt-d: Remove DEFER_DEVICE_DOMAIN_INFOLu Baolu1-3/+3
2022-02-28iommu/vt-d: Remove guest pasid related callbacksLu Baolu1-209/+0
2022-02-15iommu/sva: Assign a PASID to mm on PASID allocation and free it on mm exitFenghua Yu1-9/+0
2021-10-18iommu/vt-d: Clean up unused PASID updating functionsFenghua Yu1-23/+1
2021-09-09iommu/vt-d: Fix a deadlock in intel_svm_drain_prq()Fenghua Yu1-0/+12
2021-09-09iommu/vt-d: Fix PASID leak in intel_svm_unbind_mm()Fenghua Yu1-3/+0
2021-08-20Merge branches 'apple/dart', 'arm/smmu', 'iommu/fixes', 'x86/amd', 'x86/vt-d'...Joerg Roedel1-5/+2
2021-08-19iommu/vt-d: Allow devices to have more than 32 outstanding PRsLu Baolu1-4/+0
2021-08-18iommu/vt-d: Fix PASID reference leakFenghua Yu1-1/+2
2021-06-10iommu/vt-d: Fix out-bounds-warning in intel/svm.cGustavo A. R. Silva1-10/+16
2021-06-10iommu/vt-d: Add PRQ handling latency samplingLu Baolu1-3/+13
2021-06-10iommu/vt-d: Add prq_report trace eventLu Baolu1-0/+7
2021-06-10iommu/vt-d: Report prq to io-pgfault frameworkLu Baolu1-79/+5
2021-06-10iommu/vt-d: Allocate/register iopf queue for sva devicesLu Baolu1-7/+30
2021-06-10iommu/vt-d: Refactor prq_event_thread()Lu Baolu1-103/+136
2021-06-10iommu/vt-d: Use common helper to lookup svm devicesLu Baolu1-28/+40
2021-06-10iommu/vt-d: Use iommu_sva_alloc(free)_pasid() helpersLu Baolu1-162/+116
2021-06-10iommu/vt-d: Add pasid private data helpersLu Baolu1-21/+41
2021-04-07iommu/vt-d: Report the right page fault addressLu Baolu1-1/+1
2021-04-07iommu/vt-d: Remove SVM_FLAG_PRIVATE_PASIDLu Baolu1-22/+18
2021-04-07iommu/vt-d: Remove svm_dev_opsLu Baolu1-14/+1
2021-04-07iommu/vt-d: Don't set then clear private data in prq_event_thread()Lu Baolu1-2/+2
2021-03-18iommu/vt-d: Calculate and set flags for handle_mm_faultJacob Pan1-3/+6
2021-03-18iommu/vt-d: Reject unsupported page request modesJacob Pan1-1/+11
2021-01-29iommu/vt-d: Use INVALID response code instead of FAILURELu Baolu1-4/+1
2021-01-29iommu/vt-d: Clear PRQ overflow only when PRQ is emptyLu Baolu1-2/+11
2021-01-28iommu/vt-d: Consolidate duplicate cache invaliation codeLu Baolu1-46/+9
2021-01-12iommu/vt-d: Fix unaligned addresses for intel_flush_svm_range_dev()Lu Baolu1-2/+20
2021-01-07iommu/vt-d: Move intel_iommu info from struct intel_svm to struct intel_svm_devLiu Yi L1-4/+5
2021-01-07iommu/vt-d: Fix lockdep splat in sva bind()/unbind()Lu Baolu1-6/+8
2020-11-23iommu/ioasid: Add ioasid referencesJean-Philippe Brucker1-3/+3
2020-11-03iommu/vt-d: Fix a bug for PDP check in prq_event_threadLiu, Yi L1-1/+1
2020-11-03iommu/vt-d: Fix sid not set issue in intel_svm_bind_gpasid()Liu Yi L1-0/+6