summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2019-09-17drm/amd/display: fix i2c wtire mot incorrect issueLewis Huang1-2/+2
2019-09-17drm/amd/display: Handle virtual signal type in disable_link()Martin Tsai1-2/+4
2019-09-17drm/amd/display: fix global sync param extraction indexingDmytro Laktyushkin1-2/+2
2019-09-17drm/amd/display: add vtg update after global sync updateDmytro Laktyushkin1-1/+5
2019-09-17drm/amd/display: Add debugfs entry to force YUV420 outputStylon Wang3-1/+36
2019-09-17drm/amd/display: add additional flag consideration for surface updateDmytro Laktyushkin1-1/+1
2019-09-17drm/amd/display: Replace for loop w/ function callWesley Chalmers1-23/+2
2019-09-17drm/amd/display: Rebuild mapped resources after pipe splitMikita Lipski1-0/+1
2019-09-17drm/amd/display: 3.2.50Aric Cyr1-1/+1
2019-09-17drm/amd/display: define parameters for abm 2.3Josip Pavic1-8/+8
2019-09-17drm/amd/display: Fix HUBP secondary viewport programmingIlya Bakoulin2-0/+20
2019-09-17drm/amdgpu: cleanup creating BOs at fixed location (v2)Christian König4-148/+83
2019-09-16drm/amdgpu:Fix EEPROM checksum calculation.Andrey Grodzovsky1-78/+86
2019-09-16drm/amdgpu: fix ras ctrl debugfs node leakGuchun Chen2-9/+5
2019-09-16drm/amdgpu: trace if a PD/PT update is done directlyChristian König3-12/+17
2019-09-16drm/amdgpu: drop double HDP flush in the VM codeChristian König1-6/+0
2019-09-16drm/amdgpu: cleanup coding style in the VM code a bitChristian König1-19/+36
2019-09-16drm/amdgpu: revert "disable bulk moves for now"Christian König1-2/+0
2019-09-16drm/amdgpu/SRIOV: Navi12 SRIOV VF gets GTT baseJiange Zhao1-2/+1
2019-09-16drm/amdgpu: remove program of lbpw for renoirAaron Liu1-2/+0
2019-09-16drm/amdkfd: Swap trap temporary registers in gfx10 trap handlerJay Cornwall2-8/+8
2019-09-16drm/amdgpu: remove the redundant null checkszhong jiang1-4/+2
2019-09-16drm/radeon: be quiet when no SAD block is foundJean Delvare1-2/+2
2019-09-16drm/amd: be quiet when no SAD block is foundJean Delvare5-12/+11
2019-09-16drm/amdgpu: Check for valid number of registers to readTrek1-0/+3
2019-09-16drm/radeon: Bail earlier when radeon.cik_/si_support=0 is passedHans de Goede2-25/+31
2019-09-16drm/amd/display: rename variable eanble -> enableColin Ian King1-4/+4
2019-09-16Revert "drm/amdgpu/nbio7.4: add hw bug workaround for vega20"Kent Russell1-6/+0
2019-09-16drm/amdgpu: add graceful VM fault handling v3Christian König3-0/+79
2019-09-16drm/amdgpu: reserve the root PD while freeing PASIDsChristian König1-11/+9
2019-09-16drm/amdgpu: allocate PDs/PTs with no_gpu_wait in a page faultChristian König3-4/+7
2019-09-16drm/amdgpu: allow direct submission of clearsChristian König1-6/+11
2019-09-16drm/amdgpu: allow direct submission of PTE updatesChristian König1-8/+10
2019-09-16drm/amdgpu: allow direct submission of PDE updates v2Christian König5-8/+10
2019-09-16drm/amdgpu: allow direct submission in the VM backends v2Christian König3-20/+26
2019-09-16drm/amdgpu: split the VM entity into direct and delayedChristian König4-13/+24
2019-09-16drm/ttm: return -EBUSY on pipelining with no_gpu_wait (v2)Christian König1-18/+26
2019-09-16drm/amdgpu: grab the id mgr lock while accessing passid_mappingChristian König1-3/+9
2019-09-16drm/amdgpu/SRIOV: Navi12 SRIOV VF doesn't load TOCJiange Zhao1-4/+2
2019-09-16drm/amdgpu/SRIOV: Navi10/12 VF doesn't support SMUJiange Zhao1-4/+4
2019-09-16drm/amd/amdgpu: power up sdma engine when S3 resume backPrike Liang3-5/+10
2019-09-16drm/amdgpu: For Navi12 SRIOV VF, register mailbox functionsJiange Zhao1-0/+19
2019-09-16drm/amdgpu/sriov: add ring_stop before ring_create in psp v11 codeJack Zhang1-27/+34
2019-09-16drm/amd/powerplay: check SMU engine readiness before proceeding on S3 resumeEvan Quan1-5/+23
2019-09-16drm/amd/powerplay: properly set mp1 state for SW SMU suspend/reset routineEvan Quan3-6/+48
2019-09-16drm/amdgpu: Fix KFD-related kernel oops on HawaiiFelix Kuehling1-1/+2
2019-09-16drm/amdgpu: Fix mutex lock from atomic context.Andrey Grodzovsky1-1/+3
2019-09-16drm/amdgpu: Add SRIOV mailbox backend for Navi1xJiange Zhao3-1/+422
2019-09-16drm/amdgpu: implement ras query function for pcie bifGuchun Chen1-0/+30
2019-09-16drm/amdgpu: add pcie bif ras related registersGuchun Chen2-0/+55
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 13:30:55 +0000