summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/tegra/drm.h
AgeCommit message (Expand)AuthorFilesLines
2016-06-10drm: tegra: Rely on the default ->best_encoder() behaviorBoris Brezillon1-2/+0
2016-04-05soc/tegra: pmc: Change powergate and rail IDs to be an unsigned typeJon Hunter1-1/+1
2016-02-08drm/tegra: Stop cancelling page flip eventsDaniel Vetter1-1/+0
2015-12-14drm/tegra: Implement subsystem-level suspend/resumeThierry Reding1-0/+4
2015-12-14drm/tegra: sor: Operate on struct drm_dp_aux *Thierry Reding1-10/+9
2015-12-14drm/tegra: Use new multi-driver module helpersThierry Reding1-2/+2
2015-11-24drm: Pass the user drm_mode_fb_cmd2 as const to .fb_create()Ville Syrjälä1-1/+1
2015-11-24drm/tegra: Remove local fbdev emulation Kconfig optionArchit Taneja1-3/+3
2015-08-13drm/tegra: dc: Record statisticsThierry Reding1-0/+8
2015-08-13drm/tegra: output: Support low-active hotplug detectThierry Reding1-0/+2
2015-04-02drm/tegra: dc: Remove unused functionThierry Reding1-2/+0
2015-04-02drm/tegra: dc: Implement hardware VBLANK counterThierry Reding1-0/+2
2015-01-27drm/tegra: Track tiling and format in plane stateThierry Reding1-2/+2
2015-01-27drm/tegra: Atomic conversion, phase 3, step 3Thierry Reding1-0/+6
2015-01-27drm/tegra: dc: Store clock setup in atomic stateThierry Reding1-0/+4
2015-01-27drm/tegra: Output cleanup functions cannot failThierry Reding1-2/+2
2015-01-27drm/tegra: Remove remnants of the output midlayerThierry Reding1-39/+0
2015-01-27drm/tegra: sor: DemidlayerThierry Reding1-5/+0
2015-01-27drm/tegra: dsi: DemidlayerThierry Reding1-1/+0
2015-01-27drm/tegra: hdmi: DemidlayerThierry Reding1-1/+0
2015-01-27drm/tegra: rgb: DemidlayerThierry Reding1-1/+0
2015-01-27drm/tegra: Add tegra_dc_setup_clock() helperThierry Reding1-0/+2
2015-01-27drm/tegra: output: Make ->setup_clock() optionalThierry Reding1-10/+0
2015-01-27drm/tegra: Convert output midlayer to helpersThierry Reding1-0/+9
2015-01-27drm/tegra: Move tegra_drm_mode_funcs to the coreThierry Reding1-0/+4
2015-01-27drm/tegra: Use tegra_commit_dc() in output driversThierry Reding1-0/+1
2014-11-13drm/tegra: dc: Registers are 32 bits wideThierry Reding1-6/+5
2014-11-13drm/tegra: Add IOMMU supportThierry Reding1-0/+5
2014-11-13drm/tegra: Fix error handling cleanupThierry Reding1-0/+1
2014-11-13drm/tegra: dc: Add powergate supportThierry Reding1-0/+1
2014-08-04drm/tegra: Properly align stride for framebuffersThierry Reding1-0/+2
2014-08-04drm/tegra: Implement more tiling modesThierry Reding1-2/+6
2014-07-08drm/tegra: Implement race-free hotplug detectionThierry Reding1-0/+1
2014-06-05drm/tegra: Remove host1x drm_bus implementationThierry Reding1-4/+0
2014-06-05drm/tegra: dc - Compute shift clock divider in output driversThierry Reding1-3/+4
2014-06-05drm/tegra: dc - Reshuffle code to get rid of prototypesThierry Reding1-3/+0
2014-06-05drm/tegra: dc - Add YUYV supportThierry Reding1-1/+2
2014-06-05drm/tegra: Cleanup header fileThierry Reding1-26/+23
2014-04-04drm/tegra: Add eDP supportThierry Reding1-0/+20
2013-12-20drm/tegra: Add Tegra124 DC supportThierry Reding1-0/+3
2013-12-20drm/tegra: Make legacy fbdev support optionalThierry Reding1-0/+6
2013-12-20drm/tegra: Add DSI supportThierry Reding1-0/+2
2013-12-17drm/tegra: Implement panel supportThierry Reding1-0/+1
2013-12-17Merge tag 'tegra-for-3.14-dmas-resets-rework' into drm/for-nextThierry Reding1-0/+3
2013-12-11drm/tegra: use reset frameworkStephen Warren1-0/+3
2013-12-03drm/tegra: Make CRTC upcasting saferThierry Reding1-1/+1
2013-10-31drm/tegra: Support bottom-up buffer objectsThierry Reding1-0/+2
2013-10-31drm/tegra: Add support for tiled buffer objectsThierry Reding1-0/+2
2013-10-31drm/tegra: Add 3D supportThierry Reding1-0/+1
2013-10-31drm/tegra: Introduce tegra_drm_submit()Thierry Reding1-0/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-07 08:28:08 +0000