summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/core/include
AgeCommit message (Expand)AuthorFilesLines
2012-12-10Merge branch 'drm-next-3.8' of git://people.freedesktop.org/~agd5f/linux into...Dave Airlie2-6/+11
2012-11-29drm/nouveau/core: fix the assumption that NVDEV_XXXX is always under 32Martin Peres2-2/+2
2012-11-29drm/nouveau/ppp: remove nouveau_ppp base classBen Skeggs1-39/+0
2012-11-29nvc0/ppp: initial implementation of engineMaarten Lankhorst1-0/+1
2012-11-29nvc0/vp: initial implementation of engineMaarten Lankhorst1-0/+1
2012-11-29nvc0/bsp: initial implementation of engineMaarten Lankhorst1-0/+1
2012-11-29drm/nouveau/vdec: remove nouveau_{bsp,vp} base classes, use nouveau_engine di...Ben Skeggs2-78/+0
2012-11-29drm/nve0/vp: implement initial support for engineBen Skeggs1-0/+1
2012-11-29drm/nve0/bsp: implement initial support for engineBen Skeggs1-0/+1
2012-11-29drm/nouveau/core: implement shortcut for simple engctx constructionBen Skeggs2-0/+4
2012-11-29drm/nvc0/copy: share interrupt handler with nva3Ben Skeggs1-0/+2
2012-11-29drm/nv50/fb: implement trap handler as subdev interrupt handlerBen Skeggs1-1/+0
2012-11-29drm/nouveau/copy: remove nouveau_copy base classBen Skeggs1-39/+0
2012-11-29drm/nv98/crypt: use nouveau_falcon base classBen Skeggs1-39/+0
2012-11-29drm/nouveau: initial falcon (fuc) engine base class implementationBen Skeggs1-0/+80
2012-11-29drm/nouveau/dp: remove last bits of VBIOS parsing from DRM codeBen Skeggs1-0/+7
2012-11-29drm/nvd0/disp: calculate U script id in supervisor interruptBen Skeggs1-0/+2
2012-11-29drm/nouveau/bios: implement some dcb output entry parsing/matching functionsBen Skeggs1-0/+5
2012-11-29drm/nvd0/disp: move HDMI control to coreBen Skeggs1-0/+6
2012-11-29drm/nvd0/disp: move HDA codec setup to coreBen Skeggs1-0/+1
2012-11-29drm/nvd0/disp: call into core to handle dac power state changesBen Skeggs1-0/+20
2012-11-29drm/nvd0/disp: call into core to handle sor power state changesBen Skeggs1-0/+4
2012-11-29drm/nvd0/disp: move link training helpers into core as display methodsBen Skeggs1-0/+19
2012-11-29drm/nouveau/core: allow representing method ranges in nouveau_omthdsBen Skeggs1-2/+3
2012-11-29drm/nouveau/core: expose full method calling capabilities with nv_execBen Skeggs1-2/+8
2012-11-29drm/nouveau/bios: implement "full" BIT 'd' table (and subtable) parsing in coreBen Skeggs2-32/+29
2012-11-29drm/nouveau/core: add some missing subdev/engine disable flagsBen Skeggs1-0/+1
2012-11-29drm/nouveau/bios: implement BIT 'U' table (and subtable) parsing in coreBen Skeggs1-0/+48
2012-11-29drm/nvd0-nve0/disp: initial implementation of evo channel classesBen Skeggs2-0/+25
2012-11-29drm/nv50/disp: initial implementation of the various channel object classesBen Skeggs1-0/+103
2012-11-29drm/nv50/disp: create skeleton display/channel object classesBen Skeggs1-0/+4
2012-11-29drm/nvd0/dmaobj: initial bind() method implementationBen Skeggs1-0/+9
2012-11-29drm/nvc0/dmaobj: implement initial bind() methodBen Skeggs1-0/+11
2012-11-29drm/nv50/dmaobj: extend class to allow gpu-specific attributes to be definedBen Skeggs2-0/+19
2012-11-29drm/nvd0/dmaobj: duplicate fermi class, will diverge real soon nowBen Skeggs1-0/+1
2012-11-29drm/nouveau/dmaobj: move parent class check to bind() methodBen Skeggs1-2/+6
2012-11-29drm/nouveau/dmaobj: merge everything except ctor and bind togetherBen Skeggs1-17/+2
2012-11-29drm/nouveau: pass address to object accessor functions as u64Ben Skeggs3-17/+17
2012-11-29drm/nv30/fb: enable z compressionBen Skeggs1-0/+1
2012-11-29drm/nv40/fb: enable z compressionBen Skeggs1-0/+3
2012-11-29drm/nv20/fb: fixup compression tag allocation sizeBen Skeggs1-0/+2
2012-11-29drm/nv30-nv40/fb: call zcomp setup hook from tiling setupBen Skeggs1-1/+0
2012-11-29drm/nouveau/fb: create tag heap from common code for all relevant chipsetsBen Skeggs1-1/+11
2012-11-29drm/nv30/fb: start bashing zcomp registers with 'disabled' (for now)Ben Skeggs1-2/+0
2012-11-29drm/nouveau: replace some open-coded mm_initialised checksBen Skeggs1-0/+6
2012-11-29drm/nv40/fb: start bashing zcomp registers on relevant chipsetsBen Skeggs1-1/+3
2012-11-29drm/nv30-nv40/fb: make use of bankoff for zeta buffers, where supportedBen Skeggs1-0/+3
2012-11-29drm/nv40/fb: split implementation into nv40/nv41/nv44/nv46/nv47/nv49/nv4e piecesBen Skeggs1-0/+10
2012-11-29drm/nv30/fb: split implementation into nv34(nv10)/nv30/nv35 piecesBen Skeggs1-0/+2
2012-11-29drm/nv20/fb: split implementation into nv20/nv25 piecesBen Skeggs1-0/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-09-19 07:02:54 +0000