summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/msm/msm_gpu.c
AgeCommit message (Expand)AuthorFilesLines
2019-01-25Merge tag 'drm-msm-fixes-2019-01-24' of git://people.freedesktop.org/~robclar...Dave Airlie1-1/+1
2019-01-24drm/msm/gpu: Remove hardcoded interrupt nameJordan Crouse1-1/+1
2018-12-25Merge tag 'drm-next-2018-12-14' of git://anongit.freedesktop.org/drm/drmLinus Torvalds1-50/+74
2018-12-11drm/msm: implement a2xx mmuJonathan Marek1-12/+19
2018-12-11drm/msm: Add a name field for gem objectsJordan Crouse1-0/+2
2018-12-11drm/msm: Count how many times iova memory is pinnedJordan Crouse1-1/+1
2018-12-11drm/msm: Add msm_gem_get_and_pin_iova()Jordan Crouse1-1/+1
2018-12-11drm/msm: Add a common function to free kernel buffer objectsJordan Crouse1-10/+2
2018-12-11drm/msm/gpu: Only store local command buffers in the GPU stateJordan Crouse1-10/+13
2018-12-11drm/msm/gpu: Add trace events for tracking GPU submissionsJordan Crouse1-2/+21
2018-12-11drm/msm/gpu: Allocate the correct size for the GPU memptrsJordan Crouse1-1/+2
2018-12-11drm: msm: Use DRM_DEV_* instead of dev_*Mamta Shukla1-15/+15
2018-11-30drm/msm: Fix task dump in gpu recoverySharat Masetty1-5/+4
2018-11-30drm/msm: Check if target supports crash dump captureSharat Masetty1-0/+4
2018-10-04drm/msm: re-factor devfreq codeSharat Masetty1-18/+25
2018-10-04drm/msm: suspend devfreq on initSharat Masetty1-0/+2
2018-10-03drm/msm/gpu: fix parameters in function msm_gpu_crashstate_captureAnders Roxell1-2/+2
2018-08-10drm/msm: Add A6XX device supportJordan Crouse1-1/+1
2018-08-10drm/msm: Add a helper function to parse clock namesJordan Crouse1-50/+10
2018-07-30drm/msm/gpu: avoid deprecated do_gettimeofdayArnd Bergmann1-2/+2
2018-07-30drm/msm/gpu: Add the buffer objects from the submit to the crash dumpJordan Crouse1-3/+45
2018-07-30drm/msm/gpu: Capture the GPU state on a GPU hangJordan Crouse1-1/+82
2018-07-30drm/msm/gpu: Rearrange the code that collects the task during a hangJordan Crouse1-9/+11
2018-02-20drm/msm/gpu: Set number of clocks to 0 if the list allocation failsJordan Crouse1-1/+3
2018-02-20drm/msm: Replace gem_object deprecated functionsSteve Kowalik1-4/+4
2018-01-10drm/msm: Add devfreq support for the GPUJordan Crouse1-0/+91
2018-01-10drm/msm/gpu: Remove unused bus scaling codeJordan Crouse1-39/+0
2017-12-13drm/msm: gpu: Only sync fences on rings that existJordan Crouse1-1/+1
2017-12-13drm/msm: free kstrdup'd cmdlineRob Clark1-0/+2
2017-11-21treewide: setup_timer() -> timer_setup()Kees Cook1-4/+3
2017-11-01drm/msm: use %z format modifier for printing size_tArnd Bergmann1-1/+1
2017-10-28drm/msm: dump submits which triggered gpu hangRob Clark1-20/+27
2017-10-28drm/msm/rd: allow adding addition msg to top of dumpRob Clark1-1/+1
2017-10-28drm/msm: split rd debugfs fileRob Clark1-1/+1
2017-10-28drm/msm: show task cmdline in gpu recovery messagesRob Clark1-12/+43
2017-10-28drm/msm: Implement preemption for A5XX targetsJordan Crouse1-3/+2
2017-10-28drm/msm: Support multiple ringbuffersJordan Crouse1-52/+111
2017-10-28drm/msm: Move memptrs to msm_gpuJordan Crouse1-4/+28
2017-08-22drm/msm: Attach the GPU MMU when it is createdJordan Crouse1-29/+56
2017-06-17drm/msm: Separate locking of buffer resources from struct_mutexSushmita Susheelendra1-3/+1
2017-06-16drm/msm: remove address-space idRob Clark1-2/+0
2017-06-16drm/msm: pass address-space to _get_iova() and friendsRob Clark1-3/+3
2017-06-16drm/msm: fix locking inconsistency for gpu->hw_init()Rob Clark1-0/+2
2017-06-16drm/msm: Add a struct to pass configuration to msm_gpu_init()Jordan Crouse1-7/+6
2017-05-27drm/msm/gpu: check legacy clk names in get_clocks()Rob Clark1-2/+2
2017-04-08msm/drm: gpu: Dynamically locate the clocks from the device treeJordan Crouse1-23/+55
2017-04-08drm/msm: Hard code the GPU "slow frequency"Jordan Crouse1-2/+6
2017-04-08drm/msm: Make sure to detach the MMU during GPU cleanupJordan Crouse1-3/+0
2017-04-08drm/msm/gpu: use pm-runtimeRob Clark1-72/+27
2017-02-06drm/msm: drop _clk suffix from clk namesRob Clark1-4/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 11:40:52 +0000