summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)AuthorFilesLines
2021-08-12Merge tag 'drm-intel-gt-next-2021-08-06-1' of ssh://git.freedesktop.org/git/d...Dave Airlie1-14/+8
2021-07-21drm/i915: Make GT workaround upper bounds exclusiveMatt Roper1-3/+3
2021-07-21drm/i915: Program DFR enable/disable as a GT workaroundMatt Roper1-8/+0
2021-07-14Merge branch 'topic/revid_steppings' into drm-intel-gt-nextMatt Roper1-1/+1
2021-07-14drm/i915/dg1: Use revid->stepping tablesMatt Roper1-1/+1
2021-07-13drm/i915: Settle on "adl-x" in WA commentsJosé Roberto de Souza1-2/+2
2021-06-25drm/i915/display: use max_level to control loopLucas De Marchi1-5/+4
2021-06-25drm/i915/display: fix level 0 adjustement on display ver >= 12Lucas De Marchi1-6/+7
2021-06-24drm/i915: Clean up pre-skl wm calling conventionVille Syrjälä1-47/+52
2021-06-15drm/i915/adl_p: Add initial ADL_P WorkaroundsClint Taylor1-3/+5
2021-06-09drm/i915/adl_p: Same slices mask is not same Dbuf stateStanislav Lisovskiy1-2/+4
2021-06-07drm/i915: replace IS_GEN and friends with GRAPHICS_VERLucas De Marchi1-7/+7
2021-06-04drm/i915: Initialize the mbus_offset to fix Klockwork issueManasi Navare1-1/+1
2021-05-19drm/i915/adl_p: MBUS programmingVandita Kulkarni1-8/+84
2021-05-19drm/i915: Introduce MBUS relative dbuf offsetsVille Syrjälä1-6/+34
2021-05-19drm/i915/adl_p: Add ddb allocation supportVandita Kulkarni1-1/+120
2021-05-19drm/i915/adl_p: Add dedicated SAGV watermarksMatt Roper1-4/+50
2021-05-17Merge drm/drm-next into drm-intel-nextRodrigo Vivi1-1/+1
2021-05-14drm/i915/adl_p: Implement Wa_22011091694José Roberto de Souza1-1/+11
2021-05-14drm/i915/xelpd: Increase maximum watermark lines to 255Matt Roper1-4/+11
2021-05-05drm/i915: Don't include intel_de.h from intel_display_types.hVille Syrjälä1-0/+1
2021-04-28Merge tag 'drm-next-2021-04-28' of git://anongit.freedesktop.org/drm/drmLinus Torvalds1-240/+302
2021-04-27Fix misc new gcc warningsLinus Torvalds1-1/+1
2021-04-21drm/i915: Polish for_each_dbuf_slice()Ville Syrjälä1-22/+12
2021-04-21drm/i915: Use intel_dbuf_slice_size()Ville Syrjälä1-6/+3
2021-04-21drm/i915: Store dbuf slice mask in device infoVille Syrjälä1-4/+9
2021-04-21drm/i915: Handle dbuf bypass path allocation earlierVille Syrjälä1-8/+1
2021-04-21drm/i915: Collect dbuf device info into a sub-structVille Syrjälä1-7/+7
2021-04-20drm/i915/pm: Make the wm parameter of print_wm_latency a pointerJason Ekstrand1-1/+1
2021-04-19Merge tag 'topic/intel-gen-to-ver-2021-04-19' of git://anongit.freedesktop.or...Rodrigo Vivi1-24/+24
2021-04-14drm/i915/display: rename display version macrosLucas De Marchi1-24/+24
2021-04-14drm/i915/display: Eliminate IS_GEN9_{BC,LP}Matt Roper1-4/+4
2021-04-12drm/i915/display: Implement Wa_14013723622José Roberto de Souza1-0/+5
2021-04-12drm/i915: Don't zero out the Y plane's watermarksVille Syrjälä1-2/+2
2021-04-09drm/i915: Don't zero out the Y plane's watermarksVille Syrjälä1-2/+2
2021-04-07drm/i915/display: Eliminate IS_GEN9_{BC,LP}Matt Roper1-4/+4
2021-03-29drm/i915: rename DISP_STEPPING->DISPLAY_STEP and GT_STEPPING->GT_STEPJani Nikula1-1/+1
2021-03-29drm/i915: switch KBL to the new stepping schemeJani Nikula1-2/+2
2021-03-26drm/i915: Fix transposed arguments to skl_plane_wm_level()Ville Syrjälä1-2/+2
2021-03-23drm/i915/display: Simplify GLK display version testsMatt Roper1-9/+7
2021-03-23drm/i915: Convert INTEL_GEN() to DISPLAY_VER() as appropriate in intel_pm.cMatt Roper1-66/+66
2021-03-17drm/i915: Workaround async flip + VT-d corruption on HSW/BDWVille Syrjälä1-1/+15
2021-03-12drm/i915: s/plane_res_b/blocks/ etc.Ville Syrjälä1-101/+97
2021-03-12drm/i915: Extract skl_check_wm_level() and skl_check_nv12_wm_level()Ville Syrjälä1-23/+35
2021-03-12drm/i915: Calculate min_ddb_alloc for trans_wmVille Syrjälä1-3/+5
2021-03-12drm/i915: Check SAGV wm min_ddb_alloc rather than plane_res_bVille Syrjälä1-1/+1
2021-03-12drm/i915: Tighten SAGV constraint for pre-tglVille Syrjälä1-4/+16
2021-03-12drm/i915: Workaround async flip + VT-d corruption on HSW/BDWVille Syrjälä1-1/+15
2021-03-03drm/i915: Check tgl+ SAGV watermarks properlyVille Syrjälä1-2/+2
2021-03-03drm/i915: Introduce SAGV transtion watermarkVille Syrjälä1-33/+61
generated by cgit v1.2.3 (git 2.39.1) at 2024-08-05 20:59:26 +0000