index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
gpu
/
drm
/
amd
/
include
/
asic_reg
/
dcn
Age
Commit message (
Expand
)
Author
Files
Lines
2021-10-19
drm/amd/display: Disable hdmistream and hdmichar clocks
Jake Wang
2
-0
/
+10
2021-09-29
drm/amdgpu: add cyan_skillfish asic header files
Zhan Liu
2
-0
/
+28284
2021-07-08
drm/amd/display: DMUB Outbound Interrupt Process-X86
Chun-Liang Chang
1
-0
/
+4
2021-06-15
drm/amd/display: Add interface to get Calibrated Avg Level from FIFO
Wesley Chalmers
2
-0
/
+4
2021-06-04
drm/amdgpu: add yellow carp asic header files (v3)
Aaron Liu
2
-0
/
+75830
2021-05-19
drm/amd/display: Edit license info for beige goby DC files
Aurabindo Pillai
4
-37
/
+18
2021-05-19
drm/amd/display: Add register definitions for Beige Goby
Aurabindo Pillai
4
-0
/
+45172
2021-03-05
drm/amd/amdgpu: Add missing BASE_IDX to dcn register
Tom St Denis
1
-1
/
+1
2020-11-10
drm/amdgpu: Add and use seperate reg headers for dcn302
Bhawanpreet Lakha
2
-0
/
+78535
2020-10-05
drm/amdgpu: add vangogh asic header files (v2)
Huang Rui
2
-0
/
+66628
2020-08-24
drm/amd/display: remove unintended executable mode
Lukas Bulwahn
4
-0
/
+0
2020-08-17
drm/amd/display: Add DSC_DBG_EN shift/mask for dcn3
Bhawanpreet Lakha
1
-0
/
+22
2020-06-03
drm/amd/display: Add dcn30 Headers (v2)
Jerry (Fangzhi) Zuo
4
-0
/
+92947
2020-01-16
drm/amd/include: Add OCSC registers
Rodrigo Siqueira
4
-2
/
+24
2019-12-18
drm/amdgpu: move dpcs headers to dpcs includes
Roman Li
2
-3995
/
+0
2019-10-17
drm/amd/display: Add DP_DPHY_INTERNAL_CTR regs
Bhawanpreet Lakha
1
-0
/
+10
2019-08-29
drm/amd/display: Add Renoir registers (v3)
Bhawanpreet Lakha
4
-0
/
+74495
2019-06-22
drm/amd/display: Create DWB resource for DCN2
Charlene Liu
2
-0
/
+20
2019-06-20
drm/amdgpu: add DCN 2.0 register headers
Hawking Zhang
2
-0
/
+85539
2019-04-23
drm/amd/include: Add HUBPREQ_DEBUG register offsets
Leo Li
1
-0
/
+8
2018-04-11
drm/amdgpu: Add CM_TEST_DEBUG regs for DCN
Harry Wentland
2
-3
/
+24
2018-02-19
drm/amd/display: Adding missing TMZ sh/mask entries for DCN1 SURFACE_CONTROL
Harry Wentland
1
-0
/
+14
2017-12-06
drm/amd/include:cleanup raven1 dcn header files.
Feifei Xu
2
-0
/
+68414