summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display
AgeCommit message (Expand)AuthorFilesLines
2021-10-06drm/amd/display: Implement end of training for hop in DPIA display pathJimmy Kizito2-5/+83
2021-10-06drm/amd/display: Implement DPIA equalisation phaseJimmy Kizito1-3/+246
2021-10-06drm/amd/display: Implement DPIA clock recovery phaseJimmy Kizito2-7/+457
2021-10-06drm/amd/display: Implement DPIA link configurationJimmy Kizito2-6/+45
2021-10-06drm/amd/display: Implement DPIA training loopJimmy Kizito4-17/+120
2021-10-06drm/amd/display: Train DPIA links with fallbackJimmy Kizito2-2/+8
2021-10-06drm/amd/display: Skip DPCD read for DPTX-to-DPIA hopJimmy Kizito1-0/+7
2021-10-06drm/amd/display: Add stub to get DPIA tunneling device dataJimmy Kizito5-1/+81
2021-10-06drm/amd/display: Stub out DPIA link training callJimmy Kizito3-7/+182
2021-10-06drm/amd/display: Set DPIA link endpoint typeJimmy Kizito2-0/+3
2021-10-06drm/amd/display: Support for DMUB HPD and HPD RX interrupt handlingMeenakshikumar Somasundaram5-0/+45
2021-10-06drm/amd/display: USB4 DPIA enumeration and AUX TunnelingMeenakshikumar Somasundaram8-5/+120
2021-10-06drm/amd/display: Update link encoder object creation.Jimmy Kizito3-0/+80
2021-10-06drm/amd/display: fix DCC settings for DCN3Marek Olšák1-2/+2
2021-10-06drm/amd/display: Fix error in dmesg at bootLeo (Hanghong) Ma1-2/+2
2021-10-06drm/amd/display: Fix concurrent dynamic encoder assignment.Jimmy Kizito1-3/+3
2021-10-06drm/amd/display: Add helper for blanking all dp displaysLeo (Hanghong) Ma6-130/+59
2021-10-06drm/amd/display: 3.2.156Aric Cyr1-1/+1
2021-10-06drm/amd/display: [FW Promotion] Release 0.0.87Anthony Koo1-2/+2
2021-10-06drm/amd/display: Fix detection of 4 lane for DPALTHansen2-1/+35
2021-10-06drm/amd/display: Limit display scaling to up to 4k for DCN 3.1Nikola Cornij1-1/+1
2021-10-06drm/amd/display: Added root clock optimization flagsJake Wang1-0/+18
2021-10-06drm/amd/display: Re-arrange FPU code structure for dcn2xQingqing Zhuo7-10/+10
2021-10-06drm/amd/display: Skip override for preferred link settings during link trainingGeorge Shen1-6/+0
2021-10-04drm/amdgpu/display: fix dependencies for DRM_AMD_DC_SIAlex Deucher1-0/+2
2021-10-04drm/amd/display: Prevent using DMUB rptr that is out-of-boundsWyatt Wood2-2/+9
2021-10-04drm/amdgpu/display: fold DRM_AMD_DC_DCN201 into DRM_AMD_DC_DCNAlex Deucher6-19/+0
2021-10-04drm/amdgpu: convert IP version array to include instancesAlex Deucher1-13/+13
2021-10-04drm/amd/display: fix error case handlingGuchun Chen1-6/+8
2021-10-04drm/amdgpu/display/dm: convert RAVEN to IP version checkingAlex Deucher1-16/+6
2021-10-04drm/amdgpu/display/dm: convert to IP version checkingAlex Deucher1-94/+114
2021-10-04drm/amd/display: Only define DP 2.0 symbols if not already definedHarry Wentland2-5/+50
2021-10-04drm/amd/display: add cyan_skillfish display supportZhan Liu49-2/+4958
2021-09-29gpu: amd: replace open-coded offsetof() with builtinArnd Bergmann1-3/+1
2021-09-29drm/amd/display: Pass PCI deviceid into DCCharlene Liu1-0/+1
2021-09-29drm/amd/display: Update VCP X.Y logging to improve usefulnessGeorge Shen1-24/+25
2021-09-29drm/amd/display: Handle Y carry-over in VCP X.Y calculationGeorge Shen1-0/+6
2021-09-29drm/amd/display: make verified link cap not exceeding max link capWenjing Liu1-15/+28
2021-09-29drm/amd/display: initialize backlight_ramping_override to falseJosip Pavic1-0/+1
2021-09-29drm/amd/display: Defer LUT memory powerdown until LUT bypass latchesMichael Strauss4-7/+87
2021-09-28drm/amd/display: Replace referral of dal with dcQingqing Zhuo6-6/+6
2021-09-28drm/amd/display: 3.2.155Aric Cyr1-1/+1
2021-09-28drm/amd/display: [FW Promotion] Release 0.0.86Anthony Koo1-2/+2
2021-09-28drm/amd/display: Add an extra check for dcn10 OPTC data formatOliver Logush3-8/+1
2021-09-28drm/amd/display: Add PPS immediate update flag for DCN2Ilya2-3/+11
2021-09-28drm/amd/display: Fix MST link encoder availability check.Jimmy Kizito1-5/+18
2021-09-28drm/amd/display: Fix for link encoder access for MST.Meenakshikumar Somasundaram1-2/+16
2021-09-28drm/amd/display: add function to convert hw to dpcd lane settingsWenjing Liu2-81/+39
2021-09-28drm/amd/display: update cur_lane_setting to an array one for each laneWenjing Liu4-8/+8
2021-09-28drm/amd/display: Add debug support to override the Minimum DRAM ClockDavid Galiffi2-0/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-08-01 22:09:54 +0000