summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu
AgeCommit message (Expand)AuthorFilesLines
2018-11-06drm/amdgpu: add DC feature mask module parameterAlex Deucher2-0/+12
2018-11-06drm/amdgpu/vega20: add CLK base offsetAlex Deucher1-0/+1
2018-11-01drm/amdgpu: revert "enable gfxoff in non-sriov and stutter mode by default"Christian König2-4/+2
2018-11-01drm/amdgpu: Fix skipping hangged job reset during gpu recover.Andrey Grodzovsky1-1/+1
2018-10-26drm/amdgpu: Fix compute ring 1.0.0 failure after resetAndrey Grodzovsky1-2/+4
2018-10-26drm/amdgpu: fix VM leaf walkingChristian König1-1/+2
2018-10-25drm/amdgpu: fix amdgpu_vm_finiChristian König1-1/+3
2018-10-24drm/amdgpu: Fix null point errorRex Zhu4-6/+10
2018-10-22drm/amdgpu: Fix null pointer amdgpu_device_fw_loadingEmily Deng1-1/+1
2018-10-22drm/amd/powerplay: error out when force clock level under auto dpm mode V2Evan Quan1-3/+12
2018-10-17drm/amdgpu/vcn:Fix uninitialized symbol errorJames Zhu1-2/+2
2018-10-16drm/amd/amdgpu: Fix debugfs error handlingDan Carpenter1-10/+2
2018-10-16drm/amdgpu: Update gc_9_0 golden settings.Feifei Xu1-0/+1
2018-10-16drm/amdgpu: update Vega20 SDMA golden settingEvan Quan1-0/+2
2018-10-16drm/amdgpu: Fix typo in amdgpu_vmid_mgr_initRex Zhu1-1/+1
2018-10-15drm/amdgpu: correct SPDX identifier in amdgpu_trace_points.cJonathan Gray1-1/+1
2018-10-12drm/amdgpu/vcn:Update SPG mode UVD status clearJames Zhu1-3/+3
2018-10-12drm/amdgpu/vcn:Set VCPU busy after gate power during vcn SPG startJames Zhu1-0/+4
2018-10-12drm/amdgpu/vcn:Apply new UMC enable for VNC DPG modeJames Zhu1-3/+8
2018-10-12drm/amdgpu/vcn:Remove SPG mode unused steps during vcn startJames Zhu1-28/+2
2018-10-12drm/amdgpu/vcn:Add SPG mode Register XX checkJames Zhu1-0/+4
2018-10-12drm/amdgpu/vcn:Move SPG mode mc resume after MPC controlJames Zhu1-2/+2
2018-10-12drm/amdgpu/vcn:Update SPG mode VCN global tilingJames Zhu1-0/+18
2018-10-12drm/amdgpu/vcn:Update SPG mode VCN memory controlJames Zhu1-7/+6
2018-10-12drm/amdgpu/vcn:Apply new UMC enable for VNC DPG mode startJames Zhu1-4/+5
2018-10-12drm/amdgpu/vcn:Remove DPG mode unused steps during vcn startJames Zhu1-27/+1
2018-10-12drm/amdgpu/vcn:Add DPG mode Register XX checkJames Zhu1-0/+8
2018-10-12drm/amdgpu/vcn:Update DPG mode VCN global tiling registersJames Zhu1-4/+15
2018-10-12drm/amdgpu/vcn:Update DPG mode VCN memory controlJames Zhu1-8/+11
2018-10-12drm/amdgpu/vcn:Reduce unnecessary local variableJames Zhu1-9/+9
2018-10-12drm/amdgpu/vcn:Add ring W/R PTR check for VCN DPG mode stopJames Zhu1-0/+10
2018-10-12drm/amdgpu/vcn:Update latest spg mode stop for VCNJames Zhu1-15/+26
2018-10-12drm/amdgpu/vcn:Update latest UVD_MPC register for VCNJames Zhu1-12/+40
2018-10-12drm/amdgpu: Set the default value about gds vmid0 sizeEmily Deng1-1/+14
2018-10-10drm/amdgpu: remove set but not used variable 'header'YueHaibing1-2/+0
2018-10-10drm/amdgpu: remove set but not used variable 'ring' in psp_v11_0_ring_stopYueHaibing1-3/+0
2018-10-10drm/amdgpu: Suppress keypresses from ACPI_VIDEO eventsLyude Paul1-5/+12
2018-10-10drm/amdgpu: Remove the direct fw loading support for sdma2.4Rex Zhu1-42/+0
2018-10-10drm/amdgpu: Remove wrong fw loading type warningRex Zhu1-2/+0
2018-10-10drm/amdgpu: Load fw between hw_init/resume_phase1 and phase2Rex Zhu3-20/+60
2018-10-10drm/amdgpu: split ip hw_init into 2 phasesRex Zhu1-13/+53
2018-10-10drm/amdgpu: Remove amdgpu_ucode_fini_boRex Zhu3-23/+1
2018-10-10drm/amdgpu: Split amdgpu_ucode_init/fini_bo into two functionsRex Zhu3-29/+36
2018-10-10drm/amdgpu: Check late_init status before set cg/pg stateRex Zhu1-2/+2
2018-10-10drm/amdgpu: Refine function amdgpu_device_ip_late_initRex Zhu1-2/+2
2018-10-10drm/amdgpu: Change AI gfx/sdma/smu init sequenceRex Zhu1-4/+4
2018-10-10drm/amdgpu: Change SI/CI gfx/sdma/smu init sequenceRex Zhu2-14/+16
2018-10-10drm/amdgpu: Limit the max mc address to hole startEmily Deng1-2/+4
2018-10-10drm/amdgpu: fix CPDMA hang in PRT modeTao Zhou1-3/+12
2018-10-09drm/amdgpu: Change VI gfx/sdma/smu init sequenceRex Zhu1-12/+12
generated by cgit v1.2.3 (git 2.46.0) at 2026-01-23 02:48:24 +0000