| Age | Commit message (Expand) | Author | Files | Lines |
|---|
| 2020-11-19 | EDAC/i10nm: Add Intel Sapphire Rapids server support | Qiuxu Zhuo | 1 | -9/+25 |
| 2020-11-19 | EDAC/i10nm: Use readl() to access MMIO registers | Qiuxu Zhuo | 1 | -4/+7 |
| 2020-06-15 | EDAC, {skx,i10nm}: Use CPU stepping macro to pass configurations | Qiuxu Zhuo | 1 | -7/+5 |
| 2020-06-01 | Merge branches 'edac-i10nm' and 'edac-misc' into edac-updates-for-5.8 | Borislav Petkov | 1 | -5/+24 |
| 2020-05-19 | EDAC/skx: Use the mcmtr register to retrieve close_pg/bank_xor_enable | Qiuxu Zhuo | 1 | -1/+1 |
| 2020-04-27 | EDAC/i10nm: Update driver to support different bus number config register off... | Qiuxu Zhuo | 1 | -4/+14 |
| 2020-04-27 | EDAC, {skx,i10nm}: Make some configurations CPU model specific | Qiuxu Zhuo | 1 | -4/+13 |
| 2020-03-24 | EDAC: Convert to new X86 CPU match macros | Thomas Gleixner | 1 | -4/+4 |
| 2019-11-09 | EDAC: Replace EDAC_DIMM_PTR() macro with edac_get_dimm() function | Robert Richter | 1 | -2/+1 |
| 2019-08-28 | x86/intel: Aggregate microserver naming | Peter Zijlstra | 1 | -2/+2 |
| 2019-06-26 | EDAC, skx, i10nm: Fix source ID register offset | Qiuxu Zhuo | 1 | -1/+1 |
| 2019-06-26 | EDAC, i10nm: Check ECC enabling status per channel | Qiuxu Zhuo | 1 | -3/+3 |
| 2019-06-20 | EDAC, i10nm: Add Intel additional Ice-Lake support | Qiuxu Zhuo | 1 | -0/+2 |
| 2019-03-23 | EDAC, skx, i10nm: Make skx_common.c a pure library | Qiuxu Zhuo | 1 | -2/+50 |
| 2019-02-02 | EDAC, i10nm: Add a driver for Intel 10nm server processors | Qiuxu Zhuo | 1 | -0/+275 |
