summaryrefslogtreecommitdiffstats
path: root/drivers/clocksource/timer-riscv.c
AgeCommit message (Expand)AuthorFilesLines
2022-08-11RISC-V: Add Sstc extension supportPalmer Dabbelt1-1/+24
2022-08-11RISC-V: Prefer sstc extension if availableAtish Patra1-1/+24
2022-07-19riscv: cpu: Add 64bit hartid support on RV64Sunil V L1-7/+8
2022-05-18clocksource/drivers/riscv: Events are stopped during CPU suspendSamuel Holland1-1/+1
2021-10-04RISC-V: KVM: Add timer functionalityAtish Patra1-0/+9
2020-08-20RISC-V: Remove CLINT related code from timer and archAnup Patel1-15/+2
2020-06-09clocksource/drivers/timer-riscv: Use per-CPU timer interruptAnup Patel1-3/+40
2020-01-04clocksource: riscv: add notrace to riscv_sched_clockZong Li1-1/+1
2019-11-13riscv: add support for MMIO access to the timer registersChristoph Hellwig1-4/+19
2019-11-05riscv: abstract out CSR names for supervisor vs machine modeChristoph Hellwig1-4/+4
2019-09-05riscv: don't use the rdtime(h) pseudo-instructionsChristoph Hellwig1-13/+4
2019-08-06RISC-V: Remove per cpu clocksourceAtish Patra1-4/+2
2019-03-23clocksource/drivers/riscv: Fix clocksource maskAtish Patra1-3/+2
2019-02-23clocksource/drivers/riscv: Add required checks during clock source initAtish Patra1-3/+20
2018-12-18clocksource/drivers/riscv: Change name riscv_timer to timer-riscvDaniel Lezcano1-0/+118