summaryrefslogtreecommitdiffstats
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2018-12-11clk: Tag basic clk types with SPDXStephen Boyd9-46/+9
2018-12-11clk: Tag clk core files with SPDXStephen Boyd5-32/+5
2018-12-11clk: meson: axg-audio: use the clk input helper functionJerome Brunet1-59/+24
2018-12-10clk: Loongson1: Remove usage of CLK_IS_BASICStephen Boyd1-3/+5
2018-12-10clk: samsung: s3c2410: Remove usage of CLK_IS_BASICStephen Boyd1-1/+1
2018-12-10clk: versatile: sp810: Remove usage of CLK_IS_BASICStephen Boyd1-1/+1
2018-12-10clk: hisilicon: Remove usage of CLK_IS_BASICStephen Boyd4-4/+4
2018-12-10clk: h8300: Remove usage of CLK_IS_BASICStephen Boyd1-1/+1
2018-12-10clk: axm5516: Remove usage of CLK_IS_BASICStephen Boyd1-2/+0
2018-12-10clk: st: Remove usage of CLK_IS_BASICStephen Boyd3-4/+4
2018-12-10clk: renesas: Remove usage of CLK_IS_BASICStephen Boyd5-8/+8
2018-12-10clk: bd718x7: Initial support for ROHM bd71837/bd71847 PMIC clockMatti Vaittinen3-0/+131
2018-12-10clk: qcom: Move to menuconfig and reduce linesStephen Boyd1-35/+10
2018-12-10clk: imx6q: handle ENET PLL bypassLucas Stach1-6/+57
2018-12-10clk: imx6q: optionally get CCM inputs via standard clock handlesLucas Stach1-5/+17
2018-12-10clk: imx6q: reset exclusive gates on initLucas Stach1-1/+5
2018-12-10clk: imx6q: add DCICx clocks gateAnson Huang1-0/+2
2018-12-10clk: imx6sl: ensure MMDC CH0 handshake is bypassedAnson Huang1-0/+6
2018-12-10clk: qcom: qcs404: Fix gpll0_out_main parentSrinivas Kandagatla1-1/+1
2018-12-10clk: sunxi-ng: a64: Allow parent change for VE clockJernej Skrabec1-1/+1
2018-12-10clk: imx: remove redundant initialization of ret to zeroColin Ian King1-1/+1
2018-12-07Merge tag 'clk-renesas-for-v4.21-tag2' of git://git.kernel.org/pub/scm/linux/...Stephen Boyd8-33/+46
2018-12-07clk: renesas: rcar-gen3: Add HS400 quirk for SD clockNiklas Söderlund1-7/+26
2018-12-07clk: renesas: rcar-gen3: Add documentation for SD clocksNiklas Söderlund1-5/+5
2018-12-07clk: renesas: rcar-gen3: Set state when registering SD clocksNiklas Söderlund1-12/+4
2018-12-05clk: qcom: gcc-msm8998: Add clkref clocksBjorn Andersson1-0/+75
2018-12-05clk: qcom: gcc-msm8998: Disable halt check of UFS clocksBjorn Andersson1-3/+3
2018-12-05clk: qcom: gcc-msm8998: Drop hmss_dvm and lpass_atBjorn Andersson1-28/+0
2018-12-05clk: qcom: Enumerate remaining msm8998 resetsJeffrey Hugo1-0/+87
2018-12-05clk: qcom: Add xo dummy clk on msm8998Stephen Boyd1-0/+15
2018-12-05clk: mediatek: fix the PCIe MAC clock parentRyder Lee1-2/+2
2018-12-05clk: apcs-msm8916: simplify probe cleanup by using devmMatti Vaittinen1-4/+2
2018-12-05clk: clk-twl6040: Free of_provider at removeMatti Vaittinen1-3/+2
2018-12-05clk: rk808: use managed version of of_provider registrationMatti Vaittinen1-13/+2
2018-12-05clk: clk-hi655x: Free of_provider at removeMatti Vaittinen1-2/+2
2018-12-05clk: of-provider: look at parent if registered device has no provider infoMatti Vaittinen1-4/+27
2018-12-05clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for all audio module clocksChen-Yu Tsai1-3/+3
2018-12-05clk: sunxi-ng: a33: Use sigma-delta modulation for audio PLLChen-Yu Tsai1-13/+24
2018-12-05clk: meson: add clk-input helper functionJerome Brunet3-0/+50
2018-12-04clk: Add kerneldoc to managed of-provider interfacesMatti Vaittinen1-0/+15
2018-12-04clk: renesas: r8a77995: Simplify PLL3 multiplier/dividerGeert Uytterhoeven1-2/+2
2018-12-04clk: renesas: r8a77995: Add missing CPEX clockGeert Uytterhoeven1-1/+2
2018-12-04clk: renesas: r8a77995: Remove non-existent SSP clocksGeert Uytterhoeven1-1/+0
2018-12-04clk: renesas: r8a77995: Remove non-existent VIN5-7 module clocksGeert Uytterhoeven1-3/+0
2018-12-04clk: renesas: r8a77995: Correct parent clock of DUGeert Uytterhoeven1-2/+2
2018-12-04clk: renesas: r8a77990: Correct parent clock of DUTakeshi Kihara1-2/+2
2018-12-04clk: renesas: r8a77970: Add CPEX clockGeert Uytterhoeven1-0/+1
2018-12-04clk: renesas: r8a77965: Add CPEX clockGeert Uytterhoeven1-0/+1
2018-12-04clk: renesas: r8a7796: Add CPEX clockGeert Uytterhoeven1-0/+1
2018-12-04clk: renesas: r8a7795: Add CPEX clockGeert Uytterhoeven1-0/+1