index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
tegra
/
clk-tegra114.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-10-14
clk: tegra: Fix Tegra PWM parent clock
Jon Hunter
1
-0
/
+1
2022-08-22
clk: tegra: Fix refcount leak in tegra114_clock_init
Miaoqian Lin
1
-0
/
+1
2021-12-15
clk: tegra: Make vde a child of pll_p on tegra114
Dmitry Osipenko
1
-1
/
+1
2020-03-12
clk: tegra: Remove audio clocks configuration from clock driver
Sowjanya Komatineni
1
-3
/
+2
2020-03-12
clk: tegra: Remove tegra_pmc_clk_init along with clk ids
Sowjanya Komatineni
1
-14
/
+3
2020-03-12
clk: tegra: Remove CLK_M_DIV fixed clocks
Sowjanya Komatineni
1
-15
/
+0
2020-03-12
clk: tegra: Add Tegra OSC to clock lookup
Sowjanya Komatineni
1
-0
/
+2
2020-03-12
clk: tegra: Add support for OSC_DIV fixed clocks
Sowjanya Komatineni
1
-0
/
+4
2019-05-30
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 201
Thomas Gleixner
1
-12
/
+1
2018-12-14
clk: tegra: Fix maximum audio sync clock for Tegra124/210
Jon Hunter
1
-1
/
+8
2018-05-18
clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20
Dmitry Osipenko
1
-1
/
+1
2018-03-12
clk: tegra: Specify VDE clock rate
Dmitry Osipenko
1
-0
/
+1
2018-03-12
clk: tegra: Mark HCLK, SCLK and EMC as critical
Dmitry Osipenko
1
-2
/
+1
2017-10-19
clk: tegra: Use tegra_clk_register_periph_data()
Thierry Reding
1
-3
/
+1
2017-03-20
clk: tegra: Add CEC clock
Peter De Schrijver
1
-0
/
+1
2016-08-24
clk: tegra: remove TEGRA_PLL_USE_LOCK for PLLD/PLLD2
Vince Hsu
1
-2
/
+2
2016-06-30
clk: tegra: Initialize UTMI PLL when enabling PLLU
Andrew Bresticker
1
-154
/
+2
2016-04-28
clk: tegra: Special-case mipi-cal parent on Tegra114
Thierry Reding
1
-1
/
+5
2016-03-02
clk: tegra: Remove CLK_IS_ROOT
Stephen Boyd
1
-2
/
+1
2015-11-20
clk: tegra: pll: Update PLLM handling
Danny Huang
1
-1
/
+2
2015-11-20
clk: tegra: pll: Fix _pll_ramp_calc_pll logic and _calc_dynamic_ramp_rate
Rhyland Klein
1
-51
/
+71
2015-11-20
clk: tegra: pll: Don't unconditionally set LOCK flags
Rhyland Klein
1
-10
/
+13
2015-11-20
clk: tegra: Constify pdiv-to-hw mappings
Thierry Reding
1
-4
/
+4
2015-11-18
clk: tegra: Format tables consistently
Thierry Reding
1
-136
/
+137
2015-11-18
clk: tegra: Miscellaneous coding style cleanups
Thierry Reding
1
-6
/
+6
2015-11-18
clk: tegra: Fix 26 MHz oscillator frequency
Thierry Reding
1
-1
/
+1
2015-10-20
clk: tegra: Modify tegra_audio_clk_init to accept more plls
Rhyland Klein
1
-1
/
+7
2015-07-20
clk: tegra: Properly include clk.h
Stephen Boyd
1
-2
/
+0
2015-04-10
clk: tegra: Use generic tegra_osc_clk_init() on Tegra114
Thierry Reding
1
-31
/
+3
2015-04-10
clk: tegra: Various whitespace cleanups
Thierry Reding
1
-1
/
+1
2015-02-02
clk: tegra: Define PLLD_DSI and remove dsia(b)_mux
Mark Zhang
1
-2
/
+8
2014-11-26
clk: tegra: Implement memory-controller clock
Thierry Reding
1
-1
/
+6
2014-06-25
clk: tegra: fix vi_sensor clocks on Tegra124
Peter De Schrijver
1
-1
/
+30
2014-05-22
clk: tegra: Initialize xusb clocks
Andrew Bresticker
1
-1
/
+6
2014-05-22
clk: tegra: Fix xusb_hs_src clock hierarchy
Andrew Bresticker
1
-10
/
+5
2014-02-17
clk: tegra: fix sdmmc clks on Tegra1x4
Andrew Bresticker
1
-4
/
+4
2013-12-11
clk: tegra: implement a reset driver
Stephen Warren
1
-1
/
+2
2013-11-26
clk: tegra: Initialize DSI low-power clocks
Thierry Reding
1
-0
/
+2
2013-11-26
clk: tegra: add FUSE clock device
Alexandre Courbot
1
-0
/
+1
2013-11-26
clk: tegra114: Initialize clocks needed for HDMI
Mikko Perttunen
1
-0
/
+2
2013-11-26
clk: tegra: introduce common gen4 super clock
Peter De Schrijver
1
-74
/
+2
2013-11-26
clk: tegra: move PMC, fixed clocks to common files
Peter De Schrijver
1
-74
/
+1
2013-11-26
clk: tegra: move periph clocks to common file
Peter De Schrijver
1
-574
/
+17
2013-11-26
clk: tegra: move audio clk to common file
Peter De Schrijver
1
-208
/
+182
2013-11-26
clk: tegra: add clkdev registration infra
Peter De Schrijver
1
-159
/
+163
2013-11-26
clk: tegra: move fields to tegra_clk_pll_params
Peter De Schrijver
1
-31
/
+43
2013-11-26
clk: tegra: use pll_ref as the pll_e parent
Peter De Schrijver
1
-1
/
+2
2013-11-26
clk: tegra: move some PLLC and PLLXC init to clk-pll.c
Peter De Schrijver
1
-89
/
+20
2013-11-26
clk: tegra: common periph_clk_enb_refcnt and clks
Peter De Schrijver
1
-41
/
+16
2013-11-26
clk: tegra: simplify periph clock data
Peter De Schrijver
1
-235
/
+141
[next]