summaryrefslogtreecommitdiffstats
path: root/drivers/clk/renesas/rcar-gen3-cpg.h
AgeCommit message (Expand)AuthorFilesLines
2019-04-02clk: renesas: rcar-gen3: Remove CLK_TYPE_GEN3_Z2Simon Horman1-1/+0
2019-04-02clk: renesas: rcar-gen3: Parameterise Z and Z2 clock offsetSimon Horman1-2/+2
2019-04-02clk: renesas: rcar-gen3: Parameterise Z and Z2 clock fixed divisorTakeshi Kihara1-0/+4
2019-02-05clk: renesas: rcar-gen3: Add RPC clocksSergei Shtylyov1-0/+4
2018-10-18Merge branch 'clk-renesas' into clk-nextStephen Boyd1-5/+23
2018-09-28clk: renesas: Convert to SPDX identifiersKuninori Morimoto1-5/+2
2018-09-03clk: renesas: r8a77970: Add SD0H/SD0 clocks for SDHISergei Shtylyov1-0/+3
2018-08-27clk: renesas: rcar-gen3: Add support for mode pin clock selectionGeert Uytterhoeven1-4/+9
2018-08-27clk: renesas: rcar-gen3: Add support for RCKSEL clock selectionGeert Uytterhoeven1-1/+6
2018-08-27clk: renesas: rcar-gen3: Add support for OSC EXTAL predividerGeert Uytterhoeven1-0/+4
2018-02-12clk: renesas: rcar-gen3: Add Z2 clock divider supportTakeshi Kihara1-0/+1
2018-02-12clk: renesas: rcar-gen3: Add Z clock divider supportTakeshi Kihara1-0/+1
2017-10-20clk: renesas: cpg-mssr: Add support to restore core clocks during resumeGeert Uytterhoeven1-1/+2
2017-08-16clk: renesas: rcar-gen3: Add support for SCCG/Clean peripheral clocksGeert Uytterhoeven1-0/+7
2017-08-16clk: renesas: rcar-gen3: Add divider support for PLL1 and PLL3Geert Uytterhoeven1-3/+5
2017-03-21clk: renesas: rcar-gen3-cpg: Pass mode pins to rcar_gen3_cpg_init()Geert Uytterhoeven1-1/+1
2016-11-02clk: renesas: rcar-gen3-cpg: Remove obsolete rcar_gen3_read_mode_pins()Geert Uytterhoeven1-1/+0
2016-06-06clk: renesas: cpg-mssr: Extract common R-Car Gen3 support codeGeert Uytterhoeven1-0/+43