Age | Commit message (Expand) | Author | Files | Lines |
---|---|---|---|---|
2019-02-22 | clk: qcom: Make common clk_hw registrations | Jeffrey Hugo | 1 | -0/+2 |
2018-07-25 | clk: qcom: Update SPDX headers for common files | Taniya Das | 1 | -12/+3 |
2017-12-21 | clk: qcom: add parent map for regmap mux | Abhishek Sahu | 1 | -1/+10 |
2016-11-23 | clk: qcom: Add rcg ops to return floor value closest to the requested rate | Rajendra Nayak | 1 | -0/+2 |
2016-11-01 | clk: qcom: Enable FSM mode for votable alpha PLLs | Rajendra Nayak | 1 | -0/+9 |
2015-11-16 | clk: qcom: common: Add API to register board clocks backwards compatibly | Stephen Boyd | 1 | -0/+4 |
2015-10-08 | clk: qcom: Drop calls to qcom_cc_remove() | Stephen Boyd | 1 | -2/+0 |
2015-09-16 | clk: qcom: gdsc: Prepare common clk probe to register gdscs | Rajendra Nayak | 1 | -0/+2 |
2015-03-23 | clk: qcom: Introduce parent_map tables | Georgi Djakov | 1 | -0/+4 |
2014-09-22 | clk: qcom: Consolidate frequency finding logic | Stephen Boyd | 1 | -0/+4 |
2014-07-15 | clk: qcom: Fix PLL rate configurations | Stephen Boyd | 1 | -0/+6 |
2014-04-30 | clk: qcom: Consolidate common probe code | Stephen Boyd | 1 | -0/+34 |