summaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson/axg.h
AgeCommit message (Expand)AuthorFilesLines
2021-02-09clk: meson: axg: Remove MIPI enable clock gateRemi Pommarel1-1/+0
2020-11-23clk: meson: axg: add MIPI DSI Host clockNeil Armstrong1-1/+3
2020-11-23clk: meson: axg: add Video ClocksNeil Armstrong1-1/+20
2018-09-26clk: meson: clk-pll: remove od parametersJerome Brunet1-1/+7
2018-07-09clk: meson: add gen_clkJerome Brunet1-1/+3
2018-07-09clk: meson-axg: add clocks required by pcie driverYixun Lan1-1/+5
2018-03-13clk: meson: add fdiv clock gatesJerome Brunet1-1/+6
2018-03-13clk: meson: add mpll pre-dividerJerome Brunet1-1/+2
2018-03-13clk: meson: axg: add hifi pll clockJerome Brunet1-1/+1
2018-03-13clk: meson: split divider and gate part of mpllJerome Brunet1-1/+5
2017-12-14clk: meson-axg: add clock controller driversQiufang Dai1-0/+126