index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
meson
/
axg.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-11-08
clk: meson: axg: mark fdiv2 and fdiv3 as critical
Jerome Brunet
1
-0
/
+13
2018-09-26
clk: meson-axg: pcie: drop the mpll3 clock parent
Yixun Lan
1
-2
/
+4
2018-09-26
clk: meson: clk-pll: drop hard-coded rates from pll tables
Jerome Brunet
1
-37
/
+36
2018-09-26
clk: meson: clk-pll: remove od parameters
Jerome Brunet
1
-130
/
+154
2018-09-26
clk: meson: clk-pll: drop CLK_GET_RATE_NOCACHE where unnecessary
Jerome Brunet
1
-1
/
+0
2018-09-26
clk: meson: clk-pll: add enable bit
Jerome Brunet
1
-3
/
+25
2018-07-09
clk: meson: add gen_clk
Jerome Brunet
1
-1
/
+63
2018-07-09
clk: meson-axg: add clocks required by pcie driver
Yixun Lan
1
-0
/
+145
2018-07-09
clk: meson: remove obsolete register access
Jerome Brunet
1
-35
/
+2
2018-05-21
clk: meson: axg: let mpll clocks round closest
Jerome Brunet
1
-0
/
+4
2018-03-14
clk: meson: Drop unused local variable and add static
Stephen Boyd
1
-2
/
+2
2018-03-13
clk: meson: add fdiv clock gates
Jerome Brunet
1
-10
/
+85
2018-03-13
clk: meson: add mpll pre-divider
Jerome Brunet
1
-4
/
+20
2018-03-13
clk: meson: axg: add hifi pll clock
Jerome Brunet
1
-0
/
+55
2018-03-13
clk: meson: add gp0 frac parameter for axg and gxl
Jerome Brunet
1
-1
/
+6
2018-03-13
clk: meson: remove special gp0 lock loop
Jerome Brunet
1
-1
/
+0
2018-03-13
clk: meson: poke pll CNTL last
Jerome Brunet
1
-1
/
+1
2018-03-13
clk: meson: use hhi syscon if available
Jerome Brunet
1
-13
/
+30
2018-03-13
clk: meson: split divider and gate part of mpll
Jerome Brunet
1
-28
/
+72
2018-03-13
clk: meson: migrate plls clocks to clk_regmap
Jerome Brunet
1
-105
/
+108
2018-03-13
clk: meson: migrate mplls clocks to clk_regmap
Jerome Brunet
1
-124
/
+121
2018-03-13
clk: meson: migrate muxes to clk_regmap
Jerome Brunet
1
-35
/
+25
2018-03-13
clk: meson: migrate dividers to clk_regmap
Jerome Brunet
1
-35
/
+26
2018-03-13
clk: meson: migrate gates to clk_regmap
Jerome Brunet
1
-37
/
+35
2018-03-13
clk: meson: add regmap to the clock controllers
Jerome Brunet
1
-1
/
+14
2018-03-13
clk: meson: remove obsolete comments
Jerome Brunet
1
-5
/
+0
2018-03-13
clk: meson: only one loop index is necessary in probe
Jerome Brunet
1
-4
/
+4
2018-03-13
clk: meson: use devm_of_clk_add_hw_provider
Jerome Brunet
1
-2
/
+2
2018-03-13
clk: meson: use dev pointer where possible
Jerome Brunet
1
-4
/
+4
2018-02-12
clk: meson: add axg misc bit to the mpll driver
Jerome Brunet
1
-0
/
+20
2018-02-12
clk: meson: axg: fix the od shift of the sys_pll
Yixun Lan
1
-1
/
+1
2018-02-12
clk: meson: axg: add the fractional part of the fixed_pll
Jerome Brunet
1
-0
/
+5
2018-02-12
clk: meson: remove useless pll rate params tables
Jerome Brunet
1
-94
/
+0
2018-01-10
clk: meson-axg: fix potential NULL dereference in axg_clkc_probe()
weiyongjun (A)
1
-0
/
+2
2017-12-28
clk: meson-axg: make local symbol axg_gp0_params_table static
weiyongjun (A)
1
-1
/
+1
2017-12-28
clk: meson-axg: fix return value check in axg_clkc_probe()
weiyongjun (A)
1
-1
/
+1
2017-12-14
clk: meson-axg: add clock controller drivers
Qiufang Dai
1
-0
/
+936