summaryrefslogtreecommitdiffstats
path: root/drivers/clk/mediatek
AgeCommit message (Expand)AuthorFilesLines
2020-06-14treewide: replace '---help---' in Kconfig files with 'help'Masahiro Yamada1-32/+32
2020-06-10Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds10-1/+1494
2020-06-09clk: mediatek: Remove ifr{0,1}_cfg_regs structuresStephen Boyd1-30/+0
2020-05-28clk: mediatek: assign the initial value to clk_init_data of mtk_muxWeiyi Lu1-1/+1
2020-05-28clk: mediatek: Add MT6765 clock supportOwen Chen9-0/+1523
2020-05-20clk/soc: mediatek: mt6779: Bind clock driver from platform deviceMatthias Brugger1-7/+2
2020-05-20clk/soc: mediatek: mt6797: Bind clock driver from platform deviceMatthias Brugger1-7/+2
2020-05-20clk/soc: mediatek: mt8183: Bind clock driver from platform deviceMatthias Brugger1-7/+2
2020-05-20clk / soc: mediatek: Bind clock and gpu driver for mt2701Enric Balletbo i Serra1-7/+2
2020-05-20clk / soc: mediatek: Bind clock and gpu driver for mt2712Enric Balletbo i Serra1-7/+2
2020-04-13clk / soc: mediatek: Move mt8173 MMSYS to platform driverMatthias Brugger4-104/+154
2020-01-04clk: Fix Kconfig indentationKrzysztof Kozlowski1-22/+22
2019-10-16clk: mediatek: mt6797: use devm_platform_ioremap_resource() to simplify codeYueHaibing1-2/+1
2019-10-16clk: mediatek: mt7629: use devm_platform_ioremap_resource() to simplify codeYueHaibing1-4/+2
2019-10-16clk: mediatek: mt7622: use devm_platform_ioremap_resource() to simplify codeYueHaibing1-4/+2
2019-10-16clk: mediatek: mt8183: use devm_platform_ioremap_resource() to simplify codeYueHaibing1-4/+2
2019-10-16clk: mediatek: mt6779: use devm_platform_ioremap_resource() to simplify codeYueHaibing1-2/+1
2019-10-16clk: mediatek: mt2712: use devm_platform_ioremap_resource() to simplify codeYueHaibing1-4/+2
2019-09-20Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds18-11/+2102
2019-09-17clk: mediatek: Runtime PM support for MT8183 mcucfg clock providerWeiyi Lu1-2/+5
2019-09-17clk: mediatek: Register clock gate with deviceWeiyi Lu4-6/+23
2019-09-17clk: mediatek: add pericfg clocks for MT8183Chunfeng Yun1-0/+30
2019-09-09clk: mediatek: Add MT6779 clock supportmtk0176111-0/+1974
2019-08-08clk: reset: Modify reset-controller driveryong.liang3-4/+71
2019-07-22clk: mediatek: mt8183: Register 13MHz clock earlier for clocksourceWeiyi Lu1-12/+34
2019-07-17Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds5-24/+72
2019-07-12Merge branches 'clk-debugfs', 'clk-unused', 'clk-refactor' and 'clk-qoriq' in...Stephen Boyd1-5/+0
2019-06-07clk: mediatek: mt8516: Remove unused variablePhilippe Mazenauer1-5/+0
2019-06-06clk: mediatek: Remove MT8183 unused clockErin Lo1-19/+0
2019-06-06clk: mediatek: add audsys clock driver for MT8516Fabien Parent3-0/+72
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner35-315/+35
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner1-0/+1
2019-05-07Merge branches 'clk-renesas', 'clk-qcom', 'clk-mtk', 'clk-milbeaut' and 'clk-...Stephen Boyd20-33/+3392
2019-04-25clk: mediatek: add clock driver for MT8516Fabien Parent3-0/+824
2019-04-12clk: mediatek: fix clk-gate flag settingWeiyi Lu1-2/+1
2019-04-11clk: mediatek: Allow changing PLL rate when it is offJames Liao1-11/+2
2019-04-11clk: mediatek: Add MT8183 clock supportWeiyi Lu15-0/+2196
2019-04-11clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_dataWeiyi Lu2-6/+12
2019-04-11clk: mediatek: Add configurable pcwibits and fmin to mtk_pll_dataOwen Chen2-4/+13
2019-04-11clk: mediatek: Add new clkmux register APIOwen Chen3-1/+314
2019-04-11clk: mediatek: Disable tuner_en before change PLL rateOwen Chen1-14/+34
2019-03-08Merge branches 'clk-typo', 'clk-json-schema', 'clk-mtk-2712-eco' and 'clk-roc...Stephen Boyd1-2/+6
2019-03-08Merge branches 'clk-ingenic', 'clk-mtk-mux', 'clk-qcom-sdm845-pcie', 'clk-mtk...Stephen Boyd7-41/+75
2019-02-26clk: mediatek: correct cpu clock name for MT8173 SoCSeiya Wang1-2/+2
2019-02-26clk: mediatek: Mark bus and DRAM related clocks as criticalJasper Mattsson1-25/+43
2019-02-26clk: mediatek: Add flags to mtk_gateJasper Mattsson4-3/+7
2019-02-26clk: mediatek: Add MUX_FLAGS macroJasper Mattsson1-2/+6
2019-02-25clk: mediatek: using CLK_MUX_ROUND_CLOSEST for the clock of dpi1_selchunhui dai1-2/+2
2019-02-25clk: mediatek: add MUX_GATE_FLAGS_2chunhui dai2-7/+15
2019-02-22clk: mediatek: fix platform_no_drv_owner.cocci warningsYueHaibing1-1/+0