Age | Commit message (Expand) | Author | Files | Lines |
---|---|---|---|---|
2019-09-17 | clk: at91: allow 24 Mhz clock as input for PLL | Eugen Hristev | 1 | -1/+1 |
2019-05-07 | Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and... | Stephen Boyd | 1 | -1/+11 |
2019-04-25 | clk: at91: Mark struct clk_range as const | Stephen Boyd | 1 | -1/+1 |
2019-04-25 | clk: at91: allow configuring generated PCR layout | Alexandre Belloni | 1 | -0/+1 |
2019-04-25 | clk: at91: allow configuring peripheral PCR layout | Alexandre Belloni | 1 | -0/+9 |
2019-03-18 | clk: at91: fix programmable clock for sama5d2 | Matthias Wieloch | 1 | -1/+9 |
2019-03-08 | Merge branch 'clk-at91' into clk-next | Stephen Boyd | 1 | -1/+2 |
2019-02-20 | clk: at91: fix masterck name | Alexandre Belloni | 1 | -2/+2 |
2019-01-09 | clk: at91: enable AUDIOPLL as source for PCKx on SAMA5D2 | Michał Mirosław | 1 | -1/+2 |
2018-10-17 | clk: at91: add sama5d2 PMC driver | Alexandre Belloni | 1 | -0/+336 |