summaryrefslogtreecommitdiffstats
path: root/arch/xtensa/boot/dts/xtfpga.dtsi
AgeCommit message (Expand)AuthorFilesLines
2016-03-11xtensa: xtfpga: fix earlycon endiannessMax Filippov1-1/+1
2016-03-11xtensa: xtfpga: fix i2c controller register width and endiannessMax Filippov1-1/+2
2016-03-11xtensa: xtfpga: fix ethernet controller endiannessMax Filippov1-0/+1
2016-03-11xtensa: xtfpga: fix serial port register width and endiannessMax Filippov1-0/+2
2015-02-07xtensa: xtfpga: add audio card to xtfpga DTSMax Filippov1-0/+64
2014-04-06xtensa: xtfpga: introduce SoC I/O busMax Filippov1-15/+22
2014-02-21xtensa: xtfpga: set ethoc clock frequencyMax Filippov1-0/+1
2014-02-21xtensa: xtfpga: use common clock frameworkMax Filippov1-3/+8
2014-01-15xtensa: standardize devicetree cpu compatible stringsBaruch Siach1-2/+2
2014-01-14xtensa: move built-in PIC to drivers/irqchipMax Filippov1-1/+1
2012-12-18xtensa: add XTFPGA DTSMax Filippov1-0/+56