summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/fpu/xstate.c
AgeCommit message (Expand)AuthorFilesLines
2022-05-23Merge tag 'x86_fpu_for_v5.19_rc1' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-21/+39
2022-05-13x86/prctl: Remove pointless task argumentThomas Gleixner1-4/+1
2022-05-02x86/fpu: Cleanup variable shadowingThomas Gleixner1-1/+1
2022-04-25x86/fpu/xsave: Support XSAVEC in the kernelThomas Gleixner1-20/+38
2022-03-30x86/fpu/xstate: Consolidate size calculationsThomas Gleixner1-41/+8
2022-03-30x86/fpu/xstate: Handle supervisor states in XSTATE permissionsThomas Gleixner1-0/+3
2022-03-30x86/fpu/xsave: Handle compacted offsets correctly with supervisor statesThomas Gleixner1-45/+41
2022-03-30x86/fpu: Cache xfeature flags from CPUIDThomas Gleixner1-36/+13
2022-03-30x86/fpu/xsave: Initialize offset/size cache earlyThomas Gleixner1-2/+5
2022-03-30x86/fpu: Remove unused supervisor only offsetsThomas Gleixner1-30/+0
2022-03-23x86/fpu/xstate: Fix the ARCH_REQ_XCOMP_PERM implementationYang Zhong1-1/+1
2022-02-17x86/kvm/fpu: Limit guest user_xfeatures to supported bits of XCR0Leonardo Bras1-1/+4
2022-01-14x86/fpu: Fix inline prefix warningsYang Zhong1-1/+1
2022-01-14x86/fpu: Add uabi_size to guest_fpuThomas Gleixner1-0/+1
2022-01-14x86/fpu: Add guest support to xfd_enable_feature()Thomas Gleixner1-39/+54
2022-01-07x86/fpu: Extend fpu_xstate_prctl() with guest permissionsThomas Gleixner1-14/+39
2021-10-26x86/fpu/amx: Enable the AMX feature in 64-bit modeChang S. Bae1-2/+3
2021-10-26x86/fpu: Add XFD handling for dynamic statesChang S. Bae1-1/+27
2021-10-26x86/fpu: Calculate the default sizes independentlyChang S. Bae1-9/+21
2021-10-26x86/fpu/amx: Define AMX state components and have it used for boot-time checksChang S. Bae1-1/+79
2021-10-26x86/fpu/xstate: Prepare XSAVE feature table for gaps in state component numbersChang S. Bae1-13/+16
2021-10-26x86/fpu/xstate: Add fpstate_realloc()/free()Chang S. Bae1-8/+89
2021-10-26x86/fpu/xstate: Add XFD #NM handlerChang S. Bae1-0/+47
2021-10-26x86/fpu: Update XFD state where requiredChang S. Bae1-0/+12
2021-10-26x86/fpu: Add sanity checks for XFDThomas Gleixner1-0/+58
2021-10-26x86/fpu/signal: Prepare for variable sigframe lengthChang S. Bae1-1/+0
2021-10-26x86/arch_prctl: Add controls for dynamic XSTATE componentsChang S. Bae1-0/+156
2021-10-26x86/fpu/xstate: Provide xstate_calculate_size()Chang S. Bae1-18/+28
2021-10-22x86/fpu: Rework restore_regs_from_fpstate()Thomas Gleixner1-1/+1
2021-10-22x86/fpu: Mop up xfeatures_mask_uabi()Thomas Gleixner1-3/+3
2021-10-21x86/fpu: Move xstate feature masks to fpu_*_cfgThomas Gleixner1-28/+29
2021-10-21x86/fpu: Move xstate size to fpu_*_cfgThomas Gleixner1-14/+18
2021-10-21x86/fpu/xstate: Cleanup size calculationsThomas Gleixner1-36/+46
2021-10-21x86/fpu/xstate: Use fpstate for copy_uabi_to_xstate()Thomas Gleixner1-8/+10
2021-10-21x86/fpu: Use fpstate in __copy_xstate_to_uabi_buf()Thomas Gleixner1-5/+6
2021-10-21x86/fpu: Add size and mask information to fpstateThomas Gleixner1-0/+3
2021-10-20x86/fpu/core: Convert to fpstateThomas Gleixner1-1/+1
2021-10-20x86/fpu: Replace KVMs xstate component clearingThomas Gleixner1-1/+11
2021-10-20x86/fpu: Convert fpstate_init() to struct fpstateThomas Gleixner1-6/+6
2021-10-20x86/fpu: Replace the includes of fpu/internal.hThomas Gleixner1-1/+0
2021-10-20x86/fpu: Move mxcsr related code to coreThomas Gleixner1-1/+2
2021-10-20x86/fpu: Move legacy ASM wrappers to coreThomas Gleixner1-0/+1
2021-10-20x86/fpu: Make os_xrstor_booting() privateThomas Gleixner1-0/+23
2021-10-20x86/fpu: Mark fpu__init_prepare_fx_sw_frame() as __initThomas Gleixner1-0/+1
2021-10-20x86/fpu: Rework copy_xstate_to_uabi_buf()Thomas Gleixner1-8/+26
2021-10-20x86/fpu: Replace KVMs home brewed FPU copy from userThomas Gleixner1-2/+1
2021-10-20x86/fpu: Move KVMs FPU swapping to FPU coreThomas Gleixner1-1/+0
2021-10-20x86/fpu/xstate: Mark all init only functions __initThomas Gleixner1-5/+5
2021-10-20x86/fpu/xstate: Provide and use for_each_xfeature()Thomas Gleixner1-33/+23
2021-10-20x86/fpu: Cleanup xstate xcomp_bv initializationThomas Gleixner1-5/+3