summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/cpu/perf_event_intel_ds.c
AgeCommit message (Expand)AuthorFilesLines
2012-09-19perf/x86: Fix Intel Ivy Bridge supportStephane Eranian1-0/+14
2012-07-31perf/x86: Fix USER/KERNEL tagging of samples properlyPeter Zijlstra1-3/+4
2012-07-05perf/x86: Rename Intel specific macrosRobert Richter1-2/+2
2012-06-06perf/x86: Don't assume there can be only 4 PEBS eventsAndi Kleen1-4/+4
2012-06-06perf/x86: Update SNB PEBS constraintsPeter Zijlstra1-8/+1
2012-05-09perf: Pass last sampling period to perf_sample_data_init()Robert Richter1-4/+2
2012-03-05perf/x86: Add LBR software filter support for Intel CPUsStephane Eranian1-11/+1
2012-03-05perf/x86: Implement PERF_SAMPLE_BRANCH for Intel CPUsStephane Eranian1-6/+4
2012-02-03perf: Remove deprecated WARN_ON_ONCE()Stephane Eranian1-1/+0
2011-11-14perf/x86: Fix PEBS instruction unwindPeter Zijlstra1-1/+5
2011-09-26x86, perf: Clean up perf_event cpu codeKevin Winchester1-54/+25
2011-07-01perf: Remove the perf_output_begin(.sample) argumentPeter Zijlstra1-1/+1
2011-07-01perf: Remove the nmi parameter from the swevent and overflow interfacePeter Zijlstra1-2/+2
2011-03-16perf, x86: Use INTEL_*_CONSTRAINT() for all PEBS event constraintsLin Ming1-48/+47
2011-03-16perf, x86: Clean up SandyBridge PEBS eventsLin Ming1-22/+5
2011-03-04perf_events: Update PEBS event constraintsStephane Eranian1-21/+38
2011-03-02perf, x86: Add Intel SandyBridge CPU supportLin Ming1-0/+38
2010-10-22perf, x86: Use NUMA aware allocations for PEBS/BTS/DS allocationsPeter Zijlstra1-3/+6
2010-10-22perf, x86: Clean up reserve_ds_buffers() signaturePeter Zijlstra1-6/+3
2010-10-22perf, x86: Less disastrous PEBS/BTS buffer allocation failurePeter Zijlstra1-14/+44
2010-10-22perf, x86: Extract DS alloc/free functionsPeter Zijlstra1-14/+26
2010-10-22perf, x86: Extract PEBS/BTS allocation functionsPeter Zijlstra1-34/+56
2010-10-22perf, x86: Extract PEBS/BTS buffer free routinesPeter Zijlstra1-5/+25
2010-09-13perf_events: Fix BTS interrupt handling to avoid being dazed by NMI (v2)Stephane Eranian1-5/+6
2010-09-09perf: Rework the PMU methodsPeter Zijlstra1-1/+1
2010-05-07perf, x86: Improve the PEBS ABIPeter Zijlstra1-6/+6
2010-05-07perf, x86: Consolidate some code repetitionPeter Zijlstra1-53/+44
2010-05-07perf, x86: Remove PEBS SAMPLE_RAW supportPeter Zijlstra1-14/+0
2010-04-08Merge branch 'linus' into perf/coreIngo Molnar1-1/+1
2010-03-26perf, x86: Clean up debugctlmsr bit definitionsPeter Zijlstra1-16/+7
2010-03-10perf, x86: Fix the !CONFIG_CPU_SUP_INTEL buildIngo Molnar1-1/+1
2010-03-10perf, x86: Fixup the PEBS handler for Core2 cpusPeter Zijlstra1-14/+24
2010-03-10perf, x86: Fix silly bug in intel_pmu_pebs_{enable,disable}Peter Zijlstra1-5/+3
2010-03-10perf, x86: Deal with multiple state bits for pebs-fmt1Peter Zijlstra1-3/+13
2010-03-10perf, x86: Fix PEBS enable/disable vs cpuc->enabledPeter Zijlstra1-2/+3
2010-03-10perf, x86: Fix pebs drainsPeter Zijlstra1-12/+3
2010-03-10perf, x86: Avoid double disable on throttle vs ioctl(PERF_IOC_DISABLE)Peter Zijlstra1-3/+2
2010-03-10perf, x86: Robustify PEBS fixupPeter Zijlstra1-2/+19
2010-03-10perf, x86: Fix silly bug in data store buffer allocationPeter Zijlstra1-3/+1
2010-03-10x86: Move MAX_INSN_SIZE into asm/insn.hPeter Zijlstra1-2/+0
2010-03-10perf, x86: Expose the full PEBS record using PERF_SAMPLE_RAWPeter Zijlstra1-0/+14
2010-03-10perf, x86: Clean up IA32_PERF_CAPABILITIES usagePeter Zijlstra1-15/+15
2010-03-10perf, x86: use LBR for PEBS IP+1 fixupPeter Zijlstra1-2/+82
2010-03-10perf, x86: Add PEBS infrastructurePeter Zijlstra1-0/+557