summaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/cpu/intel_rdt_pseudo_lock.c
AgeCommit message (Expand)AuthorFilesLines
2018-10-23Merge branch 'x86/cache' into perf/core, to pick up fixesIngo Molnar1-10/+22
2018-10-19x86/intel_rdt: Prevent pseudo-locking from using stale pointersJithu Joseph1-0/+10
2018-10-09Merge branch 'x86/urgent' into x86/cache, to pick up dependent fixIngo Molnar1-9/+11
2018-10-09x86/intel_rdt: Fix out-of-bounds memory access in CBM testsReinette Chatre1-9/+11
2018-10-03x86/intel_rdt: Re-enable pseudo-lock measurementsReinette Chatre1-1/+1
2018-10-02x86/cpu: Sanitize FAM6_ATOM namingPeter Zijlstra1-2/+2
2018-09-28x86/intel_rdt: Use perf infrastructure for measurementsReinette Chatre1-115/+189
2018-09-28x86/intel_rdt: Create required perf event attributesReinette Chatre1-0/+26
2018-09-28x86/intel_rdt: Remove local register variablesReinette Chatre1-44/+9
2018-08-03x86/intel_rdt: Disable PMU accessThomas Gleixner1-1/+1
2018-07-12x86/intel_rdt: Fix possible circular lock dependencyReinette Chatre1-15/+14
2018-07-03x86/intel_rdt: Make CPU information accessible for pseudo-locked regionsReinette Chatre1-0/+3
2018-07-03x86/intel_rdt: Support restoration of subset of permissionsReinette Chatre1-7/+7
2018-07-03x86/intel_rdt: Fix cleanup of plr structure on errorReinette Chatre1-5/+17
2018-07-03x86/intel_rdt: Move pseudo_lock_region_clear()Reinette Chatre1-23/+23
2018-06-24x86/intel_rdt: Limit C-states dynamically when pseudo-locking activeReinette Chatre1-2/+83
2018-06-24x86/intel_rdt: Support L3 cache performance event of BroadwellReinette Chatre1-0/+56
2018-06-24x86/intel_rdt: More precise L2 hit/miss measurementsReinette Chatre1-9/+136
2018-06-24x86/intel_rdt: Create character device exposing pseudo-locked regionReinette Chatre1-0/+285
2018-06-23x86/intel_rdt: Create debugfs files for pseudo-locking testingReinette Chatre1-1/+175
2018-06-23x86/intel_rdt: Pseudo-lock region creation/removal coreReinette Chatre1-1/+336
2018-06-23x86/intel_rdt: Discover supported platforms via prefetch disable bitsReinette Chatre1-0/+75
2018-06-23x86/intel_rdt: Add utilities to test pseudo-locked region possibilityReinette Chatre1-0/+74
2018-06-23x86/intel_rdt: Support enter/exit of locksetup modeReinette Chatre1-6/+181
2018-06-23x86/intel_rdt: Add check to determine if monitoring in progressReinette Chatre1-0/+13
2018-06-23x86/intel_rdt: Utilities to restrict/restore access to specific filesReinette Chatre1-0/+113