summaryrefslogtreecommitdiffstats
path: root/arch/x86/include/asm/idtentry.h
AgeCommit message (Expand)AuthorFilesLines
2020-07-16x86/entry: Fix vectors to IDTENTRY_SYSVEC for CONFIG_HYPERVSedat Dilek1-2/+2
2020-07-16x86/entry: Add compatibility with IASJian Cai1-8/+6
2020-07-05x86/entry/32: Fix XEN_PV build dependencyIngo Molnar1-2/+2
2020-07-04x86/entry/32: Fix #MC and #DB wiring on x86_32Andy Lutomirski1-10/+13
2020-07-04x86/entry/xen: Route #DB correctly on Xen PVAndy Lutomirski1-18/+6
2020-06-12x86/entry: Make NMI use IDTENTRY_RAWThomas Gleixner1-2/+2
2020-06-12x86/entry: Treat BUG/WARN as NMI-like entriesAndy Lutomirski1-1/+1
2020-06-11x86/entry: Clarify irq_{enter,exit}_rcu()Peter Zijlstra1-2/+0
2020-06-11x86/entry: Convert reschedule interrupt to IDTENTRY_SYSVEC_SIMPLEThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert XEN hypercall vector to IDTENTRY_SYSVECThomas Gleixner1-0/+4
2020-06-11x86/entry: Convert various hypervisor vectors to IDTENTRY_SYSVECThomas Gleixner1-0/+10
2020-06-11x86/entry: Convert KVM vectors to IDTENTRY_SYSVEC*Thomas Gleixner1-0/+6
2020-06-11x86/entry: Convert various system vectorsThomas Gleixner1-0/+22
2020-06-11x86/entry: Convert SMP system vectors to IDTENTRY_SYSVECThomas Gleixner1-0/+7
2020-06-11x86/entry: Convert APIC interrupts to IDTENTRY_SYSVECThomas Gleixner1-0/+8
2020-06-11x86/entry: Provide IDTENTRY_SYSVECThomas Gleixner1-0/+79
2020-06-11x86/entry: Use idtentry for interruptsThomas Gleixner1-2/+8
2020-06-11x86/entry: Add IRQENTRY_IRQ macroThomas Gleixner1-0/+49
2020-06-11x86/irq: Convey vector as argument and not in ptregsThomas Gleixner1-0/+48
2020-06-11x86/entry: Remove the transition leftoversThomas Gleixner1-3/+3
2020-06-11x86/entry: Switch page fault exception to IDTENTRY_RAWThomas Gleixner1-1/+2
2020-06-11x86/entry: Switch XEN/PV hypercall entry to IDTENTRYThomas Gleixner1-0/+34
2020-06-11x86/entry: Clean up idtentry_enter/exit() leftoversThomas Gleixner1-11/+1
2020-06-11x86/idtentry: Switch to conditional RCU handlingThomas Gleixner1-4/+6
2020-06-11x86/entry: Provide idtentry_enter/exit_user()Thomas Gleixner1-0/+3
2020-06-11x86/entry: Provide idtentry_entry/exit_cond_rcu()Thomas Gleixner1-2/+12
2020-06-11x86/entry: Convert double fault exception to IDTENTRY_DFThomas Gleixner1-0/+3
2020-06-11x86/idtentry: Provide IDTENTRY_DFThomas Gleixner1-0/+87
2020-06-11x86/idtentry: Provide IDTRENTRY_NOIST variants for #DB and #MCThomas Gleixner1-2/+17
2020-06-11x86/entry: Convert Debug exception to IDTENTRY_DBThomas Gleixner1-0/+4
2020-06-11x86/entry: Convert NMI to IDTENTRY_NMIThomas Gleixner1-0/+4
2020-06-11x86/idtentry: Provide IDTENTRY_XEN for XEN/PVThomas Gleixner1-0/+16
2020-06-11x86/entry: Convert Machine Check to IDTENTRY_ISTThomas Gleixner1-0/+4
2020-06-11x86/idtentry: Provide IDTENTRY_ISTThomas Gleixner1-0/+54
2020-06-11x86/entry: Convert INT3 exception to IDTENTRY_RAWThomas Gleixner1-0/+3
2020-06-11x86/idtentry: Provide IDTENTRY_RAWThomas Gleixner1-0/+31
2020-06-11x86/entry/32: Convert IRET exception to IDTENTRY_SWThomas Gleixner1-0/+10
2020-06-11x86/entry: Convert SIMD coprocessor error exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert Alignment check exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert Coprocessor error exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert Spurious interrupt bug exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert General protection exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert Stack segment exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert Segment not present exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert Invalid TSS exception to IDTENTRYThomas Gleixner1-0/+3
2020-06-11x86/idtentry: Provide IDTENTRY_ERRORCODEThomas Gleixner1-0/+46
2020-06-11x86/entry: Convert Coprocessor segment overrun exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert Device not available exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert Invalid Opcode exception to IDTENTRYThomas Gleixner1-0/+1
2020-06-11x86/entry: Convert Bounds exception to IDTENTRYThomas Gleixner1-0/+1