index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
x86
/
events
/
perf_event.h
Age
Commit message (
Expand
)
Author
Files
Lines
2021-11-02
Merge tag 'net-next-for-5.16' of git://git.kernel.org/pub/scm/linux/kernel/gi...
Linus Torvalds
1
-0
/
+19
2021-11-01
Merge tag 'x86-fpu-2021-11-01' of git://git.kernel.org/pub/scm/linux/kernel/g...
Linus Torvalds
1
-0
/
+1
2021-10-20
x86/pkru: Remove useless include
Thomas Gleixner
1
-0
/
+1
2021-10-15
perf/x86: Add new event for AUX output counter index
Adrian Hunter
1
-0
/
+1
2021-09-13
perf: Enable branch record for software events
Song Liu
1
-0
/
+19
2021-08-06
perf/x86/intel: Apply mid ACK for small core
Kan Liang
1
-0
/
+15
2021-08-04
perf/x86/amd: Don't touch the AMD64_EVENTSEL_HOSTONLY bit inside the guest
Like Xu
1
-1
/
+2
2021-06-28
Merge tag 'perf-core-2021-06-28' of git://git.kernel.org/pub/scm/linux/kernel...
Linus Torvalds
1
-0
/
+1
2021-06-17
perf/x86: Reset the dirty counter to prevent the leak for an RDPMC task
Kan Liang
1
-0
/
+1
2021-05-18
perf/x86/lbr: Remove cpuc->lbr_xsave allocation from atomic context
Like Xu
1
-0
/
+6
2021-04-19
perf/x86/intel: Add Alder Lake Hybrid support
Kan Liang
1
-0
/
+7
2021-04-19
perf/x86: Support filter_match callback
Kan Liang
1
-0
/
+1
2021-04-19
perf/x86: Add structures for the attributes of Hybrid PMUs
Kan Liang
1
-0
/
+19
2021-04-19
perf/x86: Register hybrid PMUs
Kan Liang
1
-0
/
+14
2021-04-19
perf/x86: Factor out x86_pmu_show_pmu_cap
Kan Liang
1
-0
/
+3
2021-04-19
perf/x86: Hybrid PMU support for extra_regs
Kan Liang
1
-0
/
+1
2021-04-19
perf/x86: Hybrid PMU support for event constraints
Kan Liang
1
-0
/
+2
2021-04-19
perf/x86: Hybrid PMU support for hardware cache event
Kan Liang
1
-0
/
+9
2021-04-19
perf/x86: Hybrid PMU support for unconstrained
Kan Liang
1
-0
/
+11
2021-04-19
perf/x86: Hybrid PMU support for counters
Kan Liang
1
-0
/
+4
2021-04-19
perf/x86: Hybrid PMU support for intel_ctrl
Kan Liang
1
-2
/
+8
2021-04-19
perf/x86/intel: Hybrid PMU support for perf capabilities
Kan Liang
1
-0
/
+33
2021-04-19
perf/x86: Track pmu in per-CPU cpu_hw_events
Kan Liang
1
-1
/
+3
2021-04-16
perf/x86: Move cpuc->running into P4 specific code
Kan Liang
1
-1
/
+0
2021-02-01
perf/x86/intel: Support CPUID 10.ECX to disable fixed counters
Kan Liang
1
-0
/
+5
2021-02-01
perf/x86/intel: Add perf core PMU support for Sapphire Rapids
Kan Liang
1
-1
/
+11
2021-02-01
perf/x86/intel: Filter unsupported Topdown metrics event
Kan Liang
1
-0
/
+1
2021-01-27
perf/intel: Remove Perfmon-v4 counter_freezing support
Peter Zijlstra
1
-2
/
+1
2020-11-26
Merge remote-tracking branch 'origin/master' into perf/core
Peter Zijlstra
1
-1
/
+2
2020-11-09
perf/x86/intel: Make anythread filter support conditional
Stephane Eranian
1
-0
/
+1
2020-11-09
perf/x86: Reduce stack usage for x86_pmu::drain_pebs()
Peter Zijlstra
1
-1
/
+1
2020-10-29
perf/core: Add support for PERF_SAMPLE_CODE_PAGE_SIZE
Stephane Eranian
1
-1
/
+1
2020-10-06
perf/x86: Fix n_metric for cancelled txn
Peter Zijlstra
1
-0
/
+1
2020-10-06
perf/x86: Fix n_pair for cancelled txn
Peter Zijlstra
1
-0
/
+1
2020-08-18
perf/x86/intel: Support TopDown metrics on Ice Lake
Kan Liang
1
-0
/
+13
2020-08-18
perf/x86/intel: Generic support for hardware TopDown metrics
Kan Liang
1
-0
/
+37
2020-08-18
perf/x86/intel: Fix the name of perf METRICS
Kan Liang
1
-1
/
+1
2020-07-08
perf/x86/intel/lbr: Support XSAVES for arch LBR read
Kan Liang
1
-0
/
+7
2020-07-08
perf/x86/intel/lbr: Support XSAVES/XRSTORS for LBR context switch
Kan Liang
1
-0
/
+21
2020-07-08
perf/x86/intel/lbr: Support Architectural LBR
Kan Liang
1
-0
/
+10
2020-07-08
perf/x86/intel/lbr: Factor out rdlbr_all() and wrlbr_all()
Kan Liang
1
-1
/
+1
2020-07-08
perf/x86/intel/lbr: Unify the stored format of LBR information
Kan Liang
1
-4
/
+2
2020-07-08
perf/x86/intel/lbr: Support LBR_CTL
Kan Liang
1
-3
/
+12
2020-07-08
perf/x86: Expose CPUID enumeration bits for arch LBR
Kan Liang
1
-0
/
+13
2020-07-08
perf/x86/intel/lbr: Use dynamic data structure for task_ctx
Kan Liang
1
-1
/
+6
2020-07-08
perf/x86/intel/lbr: Factor out a new struct for generic optimization
Kan Liang
1
-3
/
+7
2020-07-08
perf/x86/intel/lbr: Add the function pointers for LBR save and restore
Kan Liang
1
-0
/
+6
2020-07-08
perf/x86/intel/lbr: Add a function pointer for LBR read
Kan Liang
1
-0
/
+5
2020-07-08
perf/x86/intel/lbr: Add a function pointer for LBR reset
Kan Liang
1
-0
/
+17
2020-07-02
perf/x86: Keep LBR records unchanged in host context for guest usage
Like Xu
1
-0
/
+3
[next]