summaryrefslogtreecommitdiffstats
path: root/arch/x86/entry
AgeCommit message (Expand)AuthorFilesLines
2020-07-19net: remove compat_sys_{get,set}sockoptChristoph Hellwig3-4/+11
2020-07-04x86/entry, selftests: Further improve user entry sanity checksAndy Lutomirski1-0/+19
2020-07-04x86/entry/compat: Clear RAX high bits on Xen PV SYSENTERAndy Lutomirski1-9/+10
2020-07-01x86/entry/64/compat: Fix Xen PV SYSENTER frame setupAndy Lutomirski1-0/+1
2020-07-01x86/entry: Move SYSENTER's regs->sp and regs->flags fixups into CAndy Lutomirski3-9/+19
2020-07-01x86/entry: Assert that syscalls are on the right stackAndy Lutomirski1-3/+15
2020-06-13Merge tag 'x86-entry-2020-06-12' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds7-1106/+761
2020-06-12x86/entry: Force rcu_irq_enter() when in idle taskThomas Gleixner1-7/+28
2020-06-11Rebase locking/kcsan to locking/urgentThomas Gleixner1-0/+6
2020-06-11x86/entry: Unbreak __irqentry_text_start/end magicThomas Gleixner2-2/+20
2020-06-11x86/entry: Rename trace_hardirqs_off_prepare()Peter Zijlstra1-3/+3
2020-06-11x86/entry: Remove DBn stacksPeter Zijlstra1-17/+0
2020-06-11x86/entry: Remove the TRACE_IRQS cruftThomas Gleixner2-21/+1
2020-06-11x86/entry: Move paranoid irq tracing out of ASM codeThomas Gleixner1-13/+0
2020-06-11x86/entry/64: Remove TRACE_IRQS_*_DEBUGThomas Gleixner1-45/+3
2020-06-11x86/entry/32: Remove redundant irq disable codeThomas Gleixner1-76/+0
2020-06-11x86/entry: Make enter_from_user_mode() staticThomas Gleixner1-1/+1
2020-06-11x86/entry/64: Remove IRQ stack switching ASMThomas Gleixner1-96/+0
2020-06-11x86/entry: Remove the apic/BUILD interrupt leftoversThomas Gleixner3-181/+0
2020-06-11x86/entry: Convert reschedule interrupt to IDTENTRY_SYSVEC_SIMPLEThomas Gleixner1-4/+0
2020-06-11x86/entry: Convert XEN hypercall vector to IDTENTRY_SYSVECThomas Gleixner2-10/+0
2020-06-11x86/entry: Convert various hypervisor vectors to IDTENTRY_SYSVECThomas Gleixner2-31/+0
2020-06-11x86/entry: Convert KVM vectors to IDTENTRY_SYSVEC*Thomas Gleixner1-7/+0
2020-06-11x86/entry: Convert various system vectorsThomas Gleixner1-19/+0
2020-06-11x86/entry: Convert SMP system vectors to IDTENTRY_SYSVECThomas Gleixner1-7/+0
2020-06-11x86/entry: Convert APIC interrupts to IDTENTRY_SYSVECThomas Gleixner1-6/+0
2020-06-11x86/entry: Provide IDTENTRY_SYSVECThomas Gleixner2-0/+12
2020-06-11x86/entry: Use idtentry for interruptsThomas Gleixner2-59/+3
2020-06-11x86/entry: Add IRQENTRY_IRQ macroThomas Gleixner2-0/+28
2020-06-11x86/irq: Convey vector as argument and not in ptregsThomas Gleixner3-63/+15
2020-06-11x86/entry/32: Remove common_exception()Thomas Gleixner1-21/+0
2020-06-11x86/entry/64: Remove error_exit()Thomas Gleixner1-9/+0
2020-06-11x86/entry: Change exit path of xen_failsafe_callbackThomas Gleixner2-2/+2
2020-06-11x86/entry: Remove the transition leftoversThomas Gleixner2-24/+5
2020-06-11x86/entry: Switch page fault exception to IDTENTRY_RAWThomas Gleixner2-49/+0
2020-06-11x86/entry/64: Simplify idtentry_bodyThomas Gleixner1-2/+0
2020-06-11x86/entry: Switch XEN/PV hypercall entry to IDTENTRYThomas Gleixner3-22/+96
2020-06-11x86/entry: Split out idtentry_exit_cond_resched()Thomas Gleixner1-15/+15
2020-06-11x86/entry/64: Move do_softirq_own_stack() to CThomas Gleixner1-13/+0
2020-06-11x86/entry: Provide helpers for executing on the irqstackThomas Gleixner1-0/+39
2020-06-11x86/entry: Clean up idtentry_enter/exit() leftoversThomas Gleixner1-38/+29
2020-06-11x86/entry: Provide idtentry_enter/exit_user()Thomas Gleixner1-0/+31
2020-06-11x86/entry: Provide idtentry_entry/exit_cond_rcu()Thomas Gleixner1-15/+64
2020-06-11x86/entry: Convert double fault exception to IDTENTRY_DFThomas Gleixner2-11/+3
2020-06-11x86/entry: Implement user mode C entry points for #DB and #MCEThomas Gleixner1-1/+1
2020-06-11x86/entry/64: Remove error code clearing from #DB and #MCE ASM stubThomas Gleixner1-1/+0
2020-06-11x86/entry: Convert Debug exception to IDTENTRY_DBThomas Gleixner2-12/+0
2020-06-11x86/entry: Convert NMI to IDTENTRY_NMIThomas Gleixner2-12/+11
2020-06-11x86/entry: Convert Machine Check to IDTENTRY_ISTThomas Gleixner2-12/+0
2020-06-11x86/entry: Convert INT3 exception to IDTENTRY_RAWThomas Gleixner2-9/+0