summaryrefslogtreecommitdiffstats
path: root/arch/sh/kernel/cpu/init.c
AgeCommit message (Expand)AuthorFilesLines
2020-06-01sh: remove sh5 supportArnd Bergmann1-1/+1
2018-12-28sh: cpu: convert to SPDX identifiersKuninori Morimoto1-4/+1
2016-12-24Replace <asm/uaccess.h> with <linux/uaccess.h> globallyLinus Torvalds1-1/+1
2016-08-05sh: add support for J-Core J2 processorRich Felker1-1/+1
2016-07-31sh: disable aliased page logic on NOMMU modelsRich Felker1-0/+4
2014-03-04sh: prefix sh-specific "CCR" and "CCR2" by "SH_"Geert Uytterhoeven1-2/+2
2013-07-14sh: delete __cpuinit usage from all sh filesPaul Gortmaker1-9/+9
2012-03-28Disintegrate asm/system.h for SHDavid Howells1-1/+1
2010-10-26sh: Expose physical addressing mode through cpuinfo.Paul Mundt1-0/+2
2010-04-21sh: __cpuinit annotate the CPU init path.Paul Mundt1-10/+10
2010-04-21sh: Tidy CPU probing and fixup section annotations.Paul Mundt1-2/+2
2010-02-17sh: Setup boot CPU VBR early to enable early page faults.Paul Mundt1-4/+17
2010-01-26sh: Mass ctrl_in/outX to __raw_read/writeX conversion.Paul Mundt1-5/+5
2010-01-21sh: Kill off the special uncached section and fixmap.Paul Mundt1-2/+2
2010-01-13Merge branches 'sh/xstate', 'sh/hw-breakpoints' and 'sh/stable-updates'Paul Mundt1-43/+55
2010-01-13sh: Move over to dynamically allocated FPU context.Paul Mundt1-32/+48
2010-01-05sh: Kill off dead UBC headers.Paul Mundt1-12/+8
2009-12-04sh: Make associative cache writes fatal on all SH-4A parts.Paul Mundt1-9/+4
2009-11-24sh: Minor optimisations to FPU handlingStuart Menefy1-2/+2
2009-10-16sh: Kill off legacy UBC wakeup cruft.Paul Mundt1-11/+0
2009-08-19Merge branch 'master' into sh/cachetlbPaul Mundt1-1/+33
2009-08-15sh: rework nommu for generic cache.c use.Paul Mundt1-2/+0
2009-08-15sh: delay slot future proofing via EXPMASK on SH-4A parts.Paul Mundt1-1/+33
2009-06-02sh: add weak l2_cache_init function.Kuninori Morimoto1-0/+7
2008-12-22sh: Move arch_get_unmapped_area() in to arch/sh/mm/mmap.c.Paul Mundt1-0/+2
2008-03-06sh: Fix up section mismatches.Paul Mundt1-1/+1
2008-01-28sh: Encode L1/L2 cache shape in auxvt.Paul Mundt1-1/+28
2008-01-28sh: Preparation for uncached jumps through PMB.Stuart Menefy1-3/+3
2008-01-28sh: Disable initial cache flush on SH-5.Paul Mundt1-14/+18
2008-01-28sh: Don't reference UBC code in CPU init on sh64.Paul Mundt1-1/+6
2007-09-21sh: Bring SMP support back from the dead.Paul Mundt1-5/+11
2007-09-21sh: Support explicit L1 cache disabling.Paul Mundt1-4/+7
2007-06-11sh: Tidy up dependencies for SH-2 build.Paul Mundt1-14/+1
2007-05-07sh: speculative execution support for SH7780.Paul Mundt1-0/+19
2007-03-12sh: Fix SH-3 cache entry_mask and way_size calculation.Paul Mundt1-3/+17
2007-02-13sh: Fixup cpu_data references for the non-boot CPUs.Paul Mundt1-15/+15
2007-02-13sh: Use a per-cpu ASID cache.Paul Mundt1-2/+9
2006-12-06sh: Add support for SH7206 and SH7619 CPU subtypes.Yoshinori Sato1-0/+2
2006-09-27sh: Calculate shm alignment at runtime.Paul Mundt1-0/+5
2006-09-27sh: Optimized cache handling for SH-4/SH-4A caches.Richard Curnow1-1/+15
2006-03-31[PATCH] Don't pass boot parameters to argv_init[]OGAWA Hirofumi1-1/+1
2005-04-16Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds1-0/+222
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-03 18:58:19 +0000