summaryrefslogtreecommitdiffstats
path: root/arch/riscv/mm
AgeCommit message (Expand)AuthorFilesLines
2022-05-31Merge tag 'riscv-for-linus-5.19-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2-11/+8
2022-05-26RISC-V: Various XIP fixesPalmer Dabbelt1-4/+4
2022-05-25Merge tag 'dma-mapping-5.19-2022-05-25' of git://git.infradead.org/users/hch/...Linus Torvalds1-7/+1
2022-05-25RISC-V: Fix the XIP buildPalmer Dabbelt1-1/+1
2022-05-24RISC-V: Avoid empty create_*_mapping definitionsPalmer Dabbelt1-3/+3
2022-05-12riscv: support for Svpbmt and D1 memory typesPalmer Dabbelt1-0/+1
2022-05-11riscv: add memory-type errata for T-HeadHeiko Stuebner1-0/+1
2022-04-29RISC-V: relocate DTB if it's outside memory regionNick Kossifidis1-2/+19
2022-04-21RISC-V: mm: Fix set_satp_mode() for platform not having Sv57Anup Patel1-0/+1
2022-04-20riscv: mm: Remove the copy operation of pmdChuanhua Han1-7/+3
2022-04-18swiotlb: make the swiotlb_init interface more usefulChristoph Hellwig1-7/+1
2022-03-25Merge tag 'riscv-for-linus-5.18-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2-37/+286
2022-03-23riscv: mm: init: use IS_ENABLED(CONFIG_KEXEC_CORE) instead of #ifdefJisheng Zhang1-4/+2
2022-03-03riscv: Fix kasan pud populationAlexandre Ghiti1-1/+4
2022-03-03riscv: Move high_memory initialization to setup_bootmemAlexandre Ghiti1-1/+1
2022-03-03riscv: Fix config KASAN && DEBUG_VIRTUALAlexandre Ghiti1-0/+3
2022-03-03riscv: Fix DEBUG_VIRTUAL false warningsAlexandre Ghiti1-3/+1
2022-03-03riscv: Fix config KASAN && SPARSEMEM && !SPARSE_VMEMMAPAlexandre Ghiti1-2/+1
2022-02-22RISC-V: Add Sv57 page table supportPalmer Dabbelt2-36/+285
2022-02-14riscv: mm: Support kasan for sv57Qinglin Pan1-14/+141
2022-02-14riscv: mm: Set sv57 on defaultlyQinglin Pan1-8/+27
2022-02-14riscv: mm: Prepare pt_ops helper functions for sv57Qinglin Pan1-15/+116
2022-02-14riscv: mm: Control p4d's folding by pgtable_l5_enabledQinglin Pan1-0/+2
2022-02-14riscv: mm: init: mark satp_mode __ro_after_initJisheng Zhang1-2/+2
2022-02-08riscv: extable: fix err reg writing in dedicated uaccess handlerJisheng Zhang1-3/+3
2022-02-04riscv/mm: Add XIP_FIXUP for riscv_pfn_basePalmer Dabbelt1-0/+1
2022-02-04riscv/mm: Add XIP_FIXUP for phys_ram_basePalmer Dabbelt1-0/+1
2022-01-20RISC-V: Do not use cpumask data structure for hartid bitmapAtish Patra2-11/+3
2022-01-19riscv: fix boolconv.cocci warningskernel test robot1-2/+1
2022-01-19RISC-V: Introduce sv48 support without relocatable kernelPalmer Dabbelt3-118/+459
2022-01-19riscv: Implement sv48 supportAlexandre Ghiti3-32/+321
2022-01-19riscv: Introduce functions to switch pt_opsAlexandre Ghiti1-23/+51
2022-01-19riscv: Split early kasan mapping to prepare sv48 introductionAlexandre Ghiti2-51/+66
2022-01-19riscv: Move KASAN mapping next to the kernel mappingAlexandre Ghiti1-12/+13
2022-01-19riscv: mm: init: try best to remove #ifdef CONFIG_XIP_KERNEL usageJisheng Zhang1-8/+3
2022-01-19riscv: mm: init: try IS_ENABLED(CONFIG_XIP_KERNEL) instead of #ifdefJisheng Zhang1-9/+7
2022-01-19riscv: mm: init: remove _pt_ops and use pt_ops directlyJisheng Zhang1-4/+2
2022-01-19riscv: mm: init: try best to use IS_ENABLED(CONFIG_64BIT) instead of #ifdefJisheng Zhang1-27/+16
2022-01-19riscv: mm: init: remove unnecessary "#ifdef CONFIG_CRASH_DUMP"Jisheng Zhang1-2/+0
2022-01-19Merge tag 'riscv-for-linus-5.17-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds3-21/+69
2022-01-17Merge branch 'signal-for-v5.17' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-1/+1
2022-01-15mm: remove redundant check about FAULT_FLAG_ALLOW_RETRY bitQi Zheng1-1/+1
2022-01-09riscv: mm: fix wrong phys_ram_base value for RV64Jisheng Zhang1-1/+1
2022-01-09riscv: try to allocate crashkern region from 32bit addressible memoryNick Kossifidis1-4/+13
2022-01-05riscv: mm: Enable PMD split page table lock for RV64Kefeng Wang1-1/+2
2022-01-05riscv: Make vmalloc/vmemmap end equal to the start of the next regionAlexandre Ghiti1-1/+1
2022-01-05riscv: extable: add a dedicated uaccess handlerJisheng Zhang1-0/+27
2022-01-05riscv: extable: add `type` and `data` fieldsJisheng Zhang1-4/+21
2022-01-05riscv: extable: use `ex` for `exception_table_entry`Jisheng Zhang1-5/+5
2022-01-05riscv: extable: make fixup_exception() return boolJisheng Zhang1-3/+3