index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
kernel
/
vdso.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-05-25
riscv: compat: Using seperated vdso_maps for compat_vdso_info
Guo Ren
1
-2
/
+13
2022-04-26
riscv: compat: vdso: Add setup additional pages implementation
Guo Ren
1
-35
/
+70
2021-10-04
riscv/vdso: Add support for time namespaces
Tong Tiangen
1
-53
/
+197
2021-10-02
riscv/vdso: make arch_setup_additional_pages wait for mmap_sem for write kill...
Tong Tiangen
1
-1
/
+3
2021-10-02
riscv/vdso: Move vdso data page up front
Tong Tiangen
1
-18
/
+26
2021-10-02
riscv/vdso: Refactor asm/vdso.h
Tong Tiangen
1
-1
/
+4
2021-04-26
riscv: Mark some global variables __ro_after_init
Jisheng Zhang
1
-2
/
+2
2021-01-12
riscv: Fixup CONFIG_GENERIC_TIME_VSYSCALL
Guo Ren
1
-1
/
+1
2020-06-11
Merge tag 'riscv-for-linus-5.8-mw1' of git://git.kernel.org/pub/scm/linux/ker...
Linus Torvalds
1
-4
/
+20
2020-06-10
riscv: set the permission of vdso_data to read-only
Vincent Chen
1
-2
/
+14
2020-06-10
riscv: use vDSO common flow to reduce the latency of the time-related functions
Vincent Chen
1
-2
/
+6
2020-06-09
mmap locking API: use coccinelle to convert mmap_sem rwsem call sites
Michel Lespinasse
1
-2
/
+2
2019-10-28
riscv: add missing header file includes
Paul Walmsley
1
-0
/
+1
2019-10-28
riscv: mark some code and data as file-static
Paul Walmsley
1
-1
/
+1
2019-07-01
riscv: Remove gate area stubs
Andy Lutomirski
1
-19
/
+0
2019-06-19
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234
Thomas Gleixner
1
-12
/
+1
2019-03-05
riscv/vdso: don't clear PG_reserved
David Hildenbrand
1
-1
/
+0
2018-01-30
riscv: remove redundant unlikely()
Tobias Klauser
1
-1
/
+1
2017-09-26
RISC-V: Init and Halt Code
Palmer Dabbelt
1
-0
/
+125