index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
kernel
/
entry.S
Age
Commit message (
Expand
)
Author
Files
Lines
2019-06-05
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286
Thomas Gleixner
1
-9
/
+1
2019-05-16
RISC-V: Access CSRs using CSR numbers
Anup Patel
1
-11
/
+11
2019-01-23
RISC-V: Add _TIF_NEED_RESCHED check for kernel thread when CONFIG_PREEMPT=y
Vincent Chen
1
-1
/
+17
2019-01-07
riscv: add audit support
David Abdurachmanov
1
-2
/
+2
2018-10-22
RISC-V: SMP cleanup and new features
Palmer Dabbelt
1
-1
/
+0
2018-10-22
RISC-V: No need to pass scause as arg to do_IRQ()
Anup Patel
1
-1
/
+0
2018-10-22
Extract FPU context operations from entry.S
Alan Kao
1
-87
/
+0
2018-08-13
RISC-V: implement low-level interrupt handling
Christoph Hellwig
1
-2
/
+2
2018-03-14
RISC-V: Move to the new GENERIC_IRQ_MULTI_HANDLER handler
Palmer Dabbelt
1
-4
/
+3
2018-02-20
RISC-V: Enable IRQ during exception handling
zongbox@gmail.com
1
-2
/
+3
2018-01-30
riscv: disable SUM in the exception handler
Christoph Hellwig
1
-3
/
+6
2018-01-07
riscv: rename SR_* constants to match the spec
Christoph Hellwig
1
-4
/
+4
2017-09-26
RISC-V: Task implementation
Palmer Dabbelt
1
-0
/
+464