summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel/Makefile
AgeCommit message (Expand)AuthorFilesLines
2020-12-10riscv: kernel: Drop unused clean ruleKefeng Wang1-2/+0
2020-10-02RISC-V: Add EFI runtime servicesAtish Patra1-0/+2
2020-08-20RISC-V: Remove CLINT related code from timer and archAnup Patel1-1/+1
2020-07-30riscv: Add jump-label implementationEmil Renner Berthing1-0/+2
2020-05-18riscv: Add KGDB supportVincent Chen1-0/+1
2020-05-12riscv: perf: RISCV_BASE_PMU should be independentKefeng Wang1-1/+1
2020-04-03riscv: Add SOC early init supportDamien Le Moal1-0/+1
2020-04-03riscv: Unaligned load/store handling for M_MODEDamien Le Moal1-1/+1
2020-03-31RISC-V: Support cpu hotplugAtish Patra1-0/+1
2020-03-31RISC-V: Add supported for ordered booting method using HSMAtish Patra1-0/+3
2020-03-31RISC-V: Add cpu_ops and modify default booting methodAtish Patra1-0/+2
2020-03-26riscv: introduce interfaces to patch kernel codeZong Li1-1/+3
2019-11-17riscv: add nommu supportChristoph Hellwig1-2/+1
2019-11-17riscv: provide native clint access for M-modeChristoph Hellwig1-0/+1
2019-11-13riscv: cleanup the default power off implementationChristoph Hellwig1-0/+1
2019-09-05riscv: Add support for perf registers samplingMao Han1-0/+1
2019-09-04riscv: Add perf callchain supportMao Han1-1/+2
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner1-0/+1
2019-03-26RISC-V: Always compile mm/init.c with cmodel=medany and notraceAnup Patel1-3/+0
2018-10-22Allow to disable FPU supportAlan Kao1-1/+1
2018-10-22Extract FPU context operations from entry.SAlan Kao1-0/+1
2018-06-04perf: riscv: preliminary RISC-V supportAlan Kao1-0/+2
2018-04-02RISC-V: Fixes to module loadingPalmer Dabbelt1-0/+1
2018-04-02RISC-V: Add sections of PLT and GOT for kernel moduleZong Li1-0/+1
2018-04-02riscv/ftrace: Add dynamic function tracer supportAlan Kao1-2/+3
2018-01-30riscv/ftrace: Add basic supportAlan Kao1-0/+7
2017-09-26RISC-V: Build InfrastructurePalmer Dabbelt1-0/+33