summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include
AgeCommit message (Expand)AuthorFilesLines
2022-12-02Merge tag 'riscv-for-linus-6.1-rc8' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds4-4/+17
2022-12-01RISC-V: Fix a race condition during kernel stack overflowPalmer Dabbelt1-0/+1
2022-11-30mm: add dummy pmd_young() for architectures not having itJuergen Gross1-0/+1
2022-11-29Merge patch series "riscv: kexec: Fxiup crash_save percpu and machine_kexec_m...Palmer Dabbelt1-0/+3
2022-11-29riscv: kexec: Fixup crash_smp_send_stop without multi coresGuo Ren1-0/+3
2022-11-29riscv: fix race when vmap stack overflowJisheng Zhang1-0/+1
2022-11-28riscv: Sync efi page table's kernel mappings before switchingAlexandre Ghiti2-4/+13
2022-10-28Merge tag 'riscv-for-linus-6.1-rc3' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2-5/+5
2022-10-27Merge patch series "Fix RISC-V toolchain extension support detection"Palmer Dabbelt1-1/+1
2022-10-27riscv: fix detection of toolchain Zihintpause supportConor Dooley1-1/+1
2022-10-25riscv: jump_label: mark arguments as const to satisfy asm constraintsJisheng Zhang1-4/+4
2022-10-21RISC-V: KVM: Fix kvm_riscv_vcpu_timer_pending() for SstcAnup Patel1-0/+1
2022-10-21RISC-V: Fix compilation without RISCV_ISA_ZICBOMAndrew Jones1-8/+0
2022-10-14Merge tag 'riscv-for-linus-6.1-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds5-10/+17
2022-10-13RISC-V: Make port I/O string accessors actually workMaciej W. Rozycki1-8/+8
2022-10-13riscv: vdso: fix NULL deference in vdso_join_timens() when vforkJisheng Zhang1-1/+0
2022-10-13Merge patch series "Use composable cache instead of L2 cache"Palmer Dabbelt2-1/+7
2022-10-13riscv: Add cache information in AUX vectorGreentime Hu2-1/+7
2022-10-13Merge patch series "Some style cleanups for recent extension additions"Palmer Dabbelt1-0/+2
2022-10-13riscv: drop some idefs from CMO initializationHeiko Stuebner1-0/+2
2022-10-12Merge tag 'mm-nonmm-stable-2022-10-11' of git://git.kernel.org/pub/scm/linux/...Linus Torvalds1-5/+0
2022-10-02RISC-V: KVM: Record number of signal exits as a vCPU statJisheng Zhang1-0/+1
2022-10-02RISC-V: KVM: Expose Zicbom to the guestAndrew Jones1-0/+1
2022-10-02RISC-V: KVM: Provide UAPI for Zicbom block sizeAndrew Jones1-0/+1
2022-10-02RISC-V: KVM: Allow Guest use Zihintpause extensionMayuresh Chitale1-0/+1
2022-10-02RISC-V: KVM: Allow Guest use Svinval extensionAnup Patel1-0/+1
2022-10-02RISC-V: KVM: Use Svinval for local TLB maintenance when availableAnup Patel1-0/+20
2022-10-02RISC-V: Probe Svinval extension form ISA stringMayuresh Chitale1-0/+4
2022-10-02RISC-V: KVM: Change the SBI specification version to v1.0Anup Patel1-2/+2
2022-10-02riscv: KVM: Apply insn-def to hlv encodingsAndrew Jones1-0/+17
2022-10-02riscv: KVM: Apply insn-def to hfence encodingsAndrew Jones1-0/+10
2022-10-02riscv: Introduce support for defining instructionsAndrew Jones1-0/+90
2022-10-02riscv: Add X register names to gpr-numsAndrew Jones1-0/+8
2022-09-23Merge tag 'riscv-for-linus-6.0-rc7' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-0/+5
2022-09-17RISC-V: Avoid coupling the T-Head CMOs and ZicbomPalmer Dabbelt1-1/+5
2022-09-13RISC-V: Clean up the Zicbom block size probingPalmer Dabbelt1-0/+1
2022-09-11kernel: exit: cleanup release_thread()Kefeng Wang1-5/+0
2022-09-01Merge tag 'kvm-s390-master-6.0-1' of git://git.kernel.org/pub/scm/linux/kerne...Paolo Bonzini2-0/+14
2022-08-19riscv: kvm: move extern sbi_ext declarations to a headerConor Dooley1-0/+12
2022-08-18riscv: traps: add missing prototypeConor Dooley1-0/+2
2022-08-18riscv: signal: fix missing prototype warningConor Dooley1-0/+12
2022-08-12RISC-V: KVM: Support sstc extensionAtish Patra2-0/+8
2022-08-12perf: riscv_pmu{,_sbi}: Miscallenous improvement & fixesPalmer Dabbelt1-2/+30
2022-08-11RISC-V: Improve SBI definitionsAtish Patra1-2/+16
2022-08-11RISC-V: Move counter info definition to sbi header fileAtish Patra1-0/+14
2022-08-11RISC-V: Add Sstc extension supportPalmer Dabbelt2-0/+6
2022-08-11RISC-V: Enable sstc extension parsing from DTAtish Patra1-0/+1
2022-08-11RISC-V: Add SSTC extension CSR detailsAtish Patra1-0/+5
2022-08-11riscv: ensure cpu_ops_sbi is declaredConor Dooley1-0/+2
2022-08-11RISC-V: Declare cpu_ops_spinwait in <asm/cpu_ops.h>Ben Dooks1-0/+1