index
:
linux
WIP-syscall
master
mmu_gather-race-fix
n900-dt
n900-dt-with-ssi
n900-dts-twl5030
n900-modem-rework
n900-omapdrm
next
proc-cmdline
sc18is600
ssi
ssi-cleaned
ssi-cleaned-dt
ssi-cleaned-dt2
ssi-cleaned-dt3
tty-splice
twl4030-madc-cleanup
Linux Kernel (branches are rebased on master from time to time)
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
include
/
asm
/
atomic.h
Age
Commit message (
Expand
)
Author
Files
Lines
2018-12-21
riscv, atomic: Add #define's for the atomic_{cmp,}xchg_*() variants
Andrea Parri
1
-0
/
+9
2018-07-25
locking/atomics: Rework ordering barriers
Mark Rutland
1
-12
/
+5
2018-06-21
atomics/treewide: Make unconditional inc/dec ops optional
Mark Rutland
1
-76
/
+0
2018-06-21
atomics/treewide: Make test ops optional
Mark Rutland
1
-46
/
+0
2018-06-21
atomics/riscv: Define atomic64_fetch_add_unless()
Mark Rutland
1
-6
/
+2
2018-06-21
atomics/treewide: Make atomic_fetch_add_unless() optional
Mark Rutland
1
-0
/
+1
2018-06-21
atomics/treewide: Make atomic64_inc_not_zero() optional
Mark Rutland
1
-7
/
+0
2018-06-21
atomics/treewide: Remove redundant atomic_inc_not_zero() definitions
Mark Rutland
1
-9
/
+0
2018-06-21
atomics/treewide: Rename __atomic_add_unless() => atomic_fetch_add_unless()
Mark Rutland
1
-2
/
+2
2018-04-02
riscv/atomic: Strengthen implementations with fences
Andrea Parri
1
-149
/
+268
2017-11-28
RISC-V: Comment on why {,cmp}xchg is ordered how it is
Palmer Dabbelt
1
-2
/
+7
2017-11-28
RISC-V: Remove unused arguments from ATOMIC_OP
Palmer Dabbelt
1
-47
/
+47
2017-09-26
RISC-V: Atomic and Locking Code
Palmer Dabbelt
1
-0
/
+375