summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel
AgeCommit message (Expand)AuthorFilesLines
2015-04-15Merge branch 'exec_domain_rip_v2' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-1/+0
2015-04-12arch: Remove exec_domain from remaining archsRichard Weinberger1-1/+0
2015-03-27MIPS: KVM: Add base guest MSA supportJames Hogan1-0/+1
2015-03-27MIPS: KVM: Add base guest FPU supportJames Hogan1-0/+38
2015-03-27MIPS: Clear [MSA]FPE CSR.Cause after notify_die()James Hogan2-11/+19
2015-03-27Revert "MIPS: Don't assume 64-bit FP registers for context switch"James Hogan1-66/+0
2015-03-27MIPS: prevent FP context set via ptrace being discardedPaul Burton1-6/+24
2015-03-27MIPS: Ensure FCSR cause bits are clear after invoking FPU emulatorPaul Burton1-8/+9
2015-03-27MIPS: clear MSACSR cause bits when handling MSA FP exceptionPaul Burton1-1/+10
2015-03-27MIPS: Push .set mips64r* into the functions needing itPaul Burton1-1/+1
2015-02-21Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds22-281/+3598
2015-02-20MIPS: OCTEON: Delete unused COP2 saving codeAleksey Makarov1-26/+0
2015-02-20MIPS: OCTEON: Use correct instruction to read 64-bit COP0 registerChandrakala Chavva1-3/+3
2015-02-20MIPS: OCTEON: Save and restore CP2 SHA3 stateDavid Daney2-11/+33
2015-02-20MIPS: OCTEON: Fix FP context save.David Daney1-12/+7
2015-02-20MIPS: OCTEON: Save/Restore wider multiply registers in OCTEON III CPUsDavid Daney1-30/+98
2015-02-20MIPS: Add set/clear CP0 macros for PageGrain registerSteven J. Hill1-1/+1
2015-02-19Merge branch 'mipsr6-for-3.20' of git://git.linux-mips.org/pub/scm/mchandras/...Ralf Baechle21-195/+3334
2015-02-19MIPS: Export MSA functions used by lose_fpu(1) for KVMJames Hogan1-0/+4
2015-02-19MIPS: Export FP functions used by lose_fpu(1) for KVMJames Hogan1-0/+6
2015-02-17MIPS: kernel: elf: Improve the overall ABI and FPU mode checksMarkos Chandras1-115/+188
2015-02-17MIPS: kernel: process: Do not allow FR=0 on MIPS R6Markos Chandras1-0/+4
2015-02-17MIPS: Make use of the ERETNC instruction on MIPS R6Markos Chandras3-0/+21
2015-02-17MIPS: kernel: mips-r2-to-r6-emul: Add R2 emulator for MIPS R6Leonid Yegoshin4-1/+2407
2015-02-17MIPS: Add LLB bit and related feature for the Config 5 CP0 registerMarkos Chandras1-0/+2
2015-02-17MIPS: Emulate the new MIPS R6 BNEZC and JIALC instructionsMarkos Chandras1-0/+10
2015-02-17MIPS: Emulate the new MIPS R6 BEQZC and JIC instructionsMarkos Chandras1-0/+8
2015-02-17MIPS: Emulate the new MIPS R6 BALC instructionMarkos Chandras1-0/+10
2015-02-17MIPS: Emulate the new MIPS R6 BNVC, BNEC and BNEZLAC instructionsMarkos Chandras1-1/+5
2015-02-17MIPS: Emulate the new MIPS R6 BOVC, BEQC and BEQZALC instructionsMarkos Chandras1-0/+11
2015-02-17MIPS: Emulate the new MIPS R6 branch compact (BC) instructionMarkos Chandras1-0/+9
2015-02-17MIPS: Emulate the new MIPS R6 B{L,G}T{Z,}{AL,}C instructionsMarkos Chandras1-0/+22
2015-02-17MIPS: Emulate the new MIPS R6 B{L,G}Ε{Z,}{AL,}C instructionsMarkos Chandras1-0/+31
2015-02-17MIPS: Emulate the BC1{EQ,NE}Z FPU instructionsMarkos Chandras1-29/+72
2015-02-17MIPS: kernel: branch: Do not emulate the branch likelies on MIPS R6Markos Chandras1-7/+63
2015-02-17MIPS: kernel: Prepare the JR instruction for emulation on MIPS R6Markos Chandras1-2/+9
2015-02-17MIPS: kernel: syscall: Set the appropriate ISA level for MIPS R6Markos Chandras1-1/+1
2015-02-17MIPS: kernel: unaligned: Add support for the MIPS R6Leonid Yegoshin1-4/+386
2015-02-17MIPS: kernel: cps-vec: Replace "addi" with "addiu"Markos Chandras1-8/+8
2015-02-17MIPS: kernel: genex: Set correct ISA levelMarkos Chandras1-1/+1
2015-02-17MIPS: kernel: r4k_fpu: Add support for MIPS R6Leonid Yegoshin1-3/+9
2015-02-17MIPS: kernel: r4k_switch: Add support for MIPS R6Leonid Yegoshin1-6/+8
2015-02-17MIPS: kernel: traps: Add MIPS R6 related definitionsLeonid Yegoshin1-5/+5
2015-02-17MIPS: kernel: proc: Add MIPS R6 support to /proc/cpuinfoMarkos Chandras1-1/+7
2015-02-17MIPS: kernel: entry.S: Add MIPS R6 related definitionsMarkos Chandras1-2/+3
2015-02-17MIPS: kernel: cpu-probe.c: Add support for MIPS R6Leonid Yegoshin1-4/+16
2015-02-17MIPS: kernel: cevt-r4k: Add MIPS R6 to the c0_compare_interrupt handlerLeonid Yegoshin1-1/+1
2015-02-17MIPS: kernel: cpu-bugs64: Do not check R6 cores for existing 64-bit bugsLeonid Yegoshin1-4/+7
2015-02-17MIPS: asm: spram: Add new symbol for MIPS scratch pad storageMarkos Chandras1-1/+1
2015-02-17MIPS: Use generic checksum functions for MIPS R6Markos Chandras1-0/+2