summaryrefslogtreecommitdiffstats
path: root/arch/mips/jz4740
AgeCommit message (Expand)AuthorFilesLines
2018-05-14MIPS: JZ4740: Drop old platform reset codePaul Cercueil1-31/+0
2018-05-14MIPS: JZ4740: dts: Add bindings for the jz4740-wdt driverPaul Cercueil1-16/+0
2018-02-14spi: spi-gpio: Rewrite to use GPIO descriptorsLinus Walleij1-8/+18
2018-01-18MIPS: ingenic: Initial GCW Zero supportPaul Cercueil1-0/+4
2018-01-18MIPS: ingenic: Initial JZ4770 supportPaul Cercueil2-1/+7
2018-01-18MIPS: ingenic: Detect machtype from SoC compatible stringPaul Cercueil2-4/+19
2018-01-18MIPS: ingenic: Use common cmdline handling codePaul Burton1-22/+2
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman3-0/+3
2017-05-22MIPS: jz4740: Remove custom GPIO codePaul Cercueil2-521/+0
2017-05-22MIPS: JZ4740: Qi LB60: Add pinctrl configuration for several driversPaul Cercueil1-12/+36
2017-04-14MIPS: clockevent drivers: Set ->min_delta_ticks and ->max_delta_ticksNicolai Stange1-0/+2
2017-02-14MIPS: Audit and remove any unnecessary uses of module.hPaul Gortmaker3-3/+3
2016-12-25clocksource: Use a plain u64 instead of cycle_tThomas Gleixner1-1/+1
2016-11-05MIPS: jz4740: Remove obsolete codePaul Cercueil2-84/+0
2016-11-05MIPS: qi_lb60: Probe RTC driver from DT and use it as power controllerPaul Cercueil1-1/+0
2016-08-04tree-wide: replace config_enabled() with IS_ENABLED()Masahiro Yamada1-1/+1
2016-06-23mips: Remove unnecessary of_platform_populate with default match tableKefeng Wang1-8/+0
2016-05-24Merge tag 'for-linus-20160523' of git://git.infradead.org/linux-mtdLinus Torvalds1-36/+51
2016-05-13MIPS: JZ4740: Probe OHCI platform device via DTMaarten ter Huurne1-25/+0
2016-05-13MIPS: JZ4740: Qi LB60: Remove support for AVT2 variantMaarten ter Huurne1-50/+2
2016-05-05mtd: nand: jz4740: switch to mtd_ooblayout_opsBoris Brezillon1-36/+51
2016-02-19MIPS: jz4740: use gpiochip data pointerLinus Walleij1-4/+6
2016-02-19MIPS: jz4740: Fix surviving instance of irq_to_gpio()Ralf Baechle1-1/+1
2015-10-26MIPS: JZ4740: Remove unused linux/leds_pwm.h includeThierry Reding1-2/+0
2015-10-26MIPS: JZ4740: Use PWM lookup tableThierry Reding1-3/+8
2015-10-01MIPS: Fix the build on jz4740 after removing the custom gpio.hAlban Bedel2-0/+2
2015-09-16genirq: Remove irq argument from irq flow handlersThomas Gleixner1-1/+1
2015-09-03MIPS: Remove all the uses of custom gpio.hAlban Bedel1-12/+8
2015-09-03MIPS: jz4740: Migrate to new 'set-state' interfaceViresh Kumar1-19/+27
2015-08-26MIPS: jz4740: Consolidate chained IRQ handler install/removeThomas Gleixner1-2/+2
2015-06-21MIPS: ingenic: Initial MIPS Creator CI20 supportPaul Burton1-0/+4
2015-06-21MIPS: ingenic: Initial JZ4780 supportPaul Burton4-2/+18
2015-06-21MIPS: JZ4740: use Ingenic SoC UART driverPaul Burton6-117/+1
2015-06-21MIPS: JZ4740: only detect RAM size if not specified in DTPaul Burton2-1/+9
2015-06-21MIPS: JZ4740: remove clock.hPaul Burton2-27/+0
2015-06-21MIPS, clk: move jz4740 clock suspend, resume functions to jz4740-cguPaul Burton3-97/+1
2015-06-21MIPS, clk: move jz4740 UDC auto suspend functions to jz4740-cguPaul Burton1-13/+0
2015-06-21MIPS,clk: move jz4740_clock_set_wait_mode to jz4740-cguPaul Burton1-16/+0
2015-06-21MIPS,clk: migrate JZ4740 to common clock frameworkPaul Burton6-967/+4
2015-06-21MIPS: JZ4740: replace use of jz4740_clock_bdataPaul Burton3-4/+29
2015-06-21MIPS: JZ4740: Call jz4740_clock_init earlierPaul Burton2-2/+3
2015-06-21MIPS/IRQCHIP: Move Ingenic SoC intc driver to drivers/irqchipPaul Burton4-204/+2
2015-06-21MIPS: JZ4740: support newer SoC interrupt controllersPaul Burton1-0/+9
2015-06-21MIPS: JZ4740: Avoid JZ4740-specific namingPaul Burton3-16/+16
2015-06-21MIPS: JZ4740: read intc base address from DTPaul Burton1-3/+6
2015-06-21MIPS: JZ4740: support >32 interruptsPaul Burton1-25/+46
2015-06-21MIPS: JZ4740: Remove jz_intc_base globalPaul Burton1-8/+31
2015-06-21MIPS: JZ4740: drop intc debugfs codePaul Burton1-42/+0
2015-06-21MIPS: JZ4740: register an irq_domain for the interrupt controllerPaul Burton1-0/+6
2015-06-21MIPS: JZ4740: parse SoC interrupt controller parent IRQ from DTPaul Burton1-1/+6