summaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/r4kcache.h
AgeCommit message (Expand)AuthorFilesLines
2015-04-10MIPS: r4kcache: Use correct base register for MIPS R6 cache flushesMarkos Chandras1-44/+45
2015-02-17MIPS: asm: r4kcache: Add MIPS R6 cache unroll functionsMarkos Chandras1-2/+148
2014-12-11Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds1-59/+0
2014-11-24MIPS: Remove a temporary hack for debugging cache flushes in SMTC configurationRalf Baechle1-59/+0
2014-11-24MIPS: r4kcache: Add EVA case for protected_writeback_dcache_lineMarkos Chandras1-0/+4
2014-06-30MIPS: KVM: Reformat code and commentsDeng-Cheng Zhu1-0/+3
2014-05-30MIPS: Add minimal support for OCTEON3 to c-r4k.cDavid Daney1-0/+2
2014-05-24MIPS: MT: Remove SMTC supportRalf Baechle1-3/+2
2014-03-31MIPS: Fix gigaton of warning building with microMIPS.Ralf Baechle1-2/+2
2014-03-26MIPS: asm: r4kcache: Add EVA cache flushing functionsLeonid Yegoshin1-1/+151
2014-03-26MIPS: asm: r4kcache: Add protected cache operation for EVALeonid Yegoshin1-0/+18
2014-03-26MIPS: asm: r4kcache: Build flushing code for instruction cacheLeonid Yegoshin1-0/+1
2014-01-15MIPS: fix blast_icache32 on loongson2Aaro Koskinen1-21/+22
2014-01-15MIPS: fix case mismatch in local_r4k_flush_icache_range()Huacai Chen1-4/+4
2013-10-29MIPS: Loongson: Get rid of Loongson 2 #ifdefery all over arch/mips.Ralf Baechle1-11/+30
2013-02-01MIPS: Whitespace cleanup.Ralf Baechle1-6/+6
2011-04-06update David Miller's old email addressJustin P. Mattock1-1/+1
2009-06-17MIPS: Support 64-byte D-cache line sizeKevin Cernekee1-0/+1
2008-10-11MIPS: Move headfiles to new location below arch/mips/includeRalf Baechle1-0/+443